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The performance of an Uninterruptible Power Supply (UPS) is measured both in 
terms of steady-state and transient performances. Most of the high-performance 
control techniques reported in literature require additional high-bandwidth current 
sensor for sensing inductor/capacitor current incurring extra cost. The focus of this 
thesis is to develop advanced digital control techniques with potential for lower cost 
for UPS inverters capable of higher performance than those currently available.  
The proposed control solutions fall under two categories: feedback control methods 
and learning control methods.  
Under the feedback control methods, firstly, a method based on general minimum 
variance (GMV) prediction is proposed. Then, a pole-placement controller is 
proposed which aims to reduce the output impedance through feedback of load 
current. The design, stability and robustness analyses of both control methods are also 
presented. Both proposed feedback control strategies are capable of achieving very 
good dynamic and steady-state responses with only output voltage and load current 
sensing. The pole-placement controller is shown to have higher robustness than the 
GMV controller. 
In order to achieve even better steady-state performance, two types of learning 
based controllers were then investigated: iterative learning based control (ILC) 
schemes and artificial neural network (ANN) based schemes.  
Firstly, using a direct ILC method, the ILC is combined with the reference 
feedforward and excellent steady-state performance is achieved. Next, a hybrid ILC, 
where the ILC is paralleled with a PD controller, for improved dynamic response is 









in which the dynamic performance is further improved by a feedforward of the 
inductor voltage. The detailed design methods for the schemes to achieve rapid error 
convergence and robustness are also presented. The ILC based schemes achieve 
almost near perfect steady-state performance and rapid error convergence.  
Though ILC schemes give very good overall performance, the design is quite 
complex. Hence, linear ANN based learning controllers capable of achieving similar 
performance but are easier to design and implement have been investigated.  
The Adaptive Linear Neural (ADALINE) controller is a simple linear single neuron 
adaptive controller based on estimation of system parameters. Experimental results 
show that the ADALINE controller can achieve satisfactory performance with only 
output voltage being sensed. Though the scheme is simple, the performance is not as 
good as the ILC schemes. Therefore, B-spline network (BSN) controller has been  
investigated.  
A BSN controller that is easy to implement is proposed next for UPS inverters. 
Detailed design formulas for the two parameters of B-spline network: the B-spline 
support width and the learning gain, are given based on stability analysis in frequency 
domain. Compared with the ILC schemes, the proposed BSN controller is easier to 
design while achieving comparable performance because it has only two parameters 
to be tuned.  
The performance of UPS inverters is determined not only by control methods but 
also by the design of the inverters. The guidelines for determining switching 










Following a discussion of typical digital implementation issues, two novel PWM 
methods, the two-polarity PWM method and the asymmetric PWM method, are 
proposed to handle the time-delay problem that occur in digital control of inverters. 
Both these methods can achieve a wide range of duty ratio, independent of the model 
of inverter. 
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Most technological processes make use of energy in the form of electricity 
nowadays. As modern society continues to increase its reliance on electrical and 
electronic equipment, there is a growing demand for a clean and reliable ac power to 
keep these equipment operating regardless of weather, location or other conditions 
adverse to nominal utility power supply. Traditionally, backup generators have been 
used to meet this demand, and a lot of them have been installed in hospitals, data 
processing centres and communication centres. However, backup generators have an 
unavoidable lag of several seconds/minutes from the instant of power failure to the 
time that the generator can be started. Though this was once only a minor problem, 
there now exists a growing class of critical loads that require uninterrupted power at 
all time, such as computer systems, security systems and hospital equipment.   
With the development of power electronic devices, the static Uninterruptible 
Power Supplies (UPSs), which can be activated almost instantaneously in case of 
power failure, are widely used to provide constant sinusoidal output voltage with 
minimum total harmonic distortion (THD) for a wide load range: from nonlinear to 
linear and from resistive to reactive (inductive or capacitive). The core of the UPS 
systems is the power electronic dc-ac converter (inverter) that can synthesize sine-
wave ac voltage from a backup dc power source, typically a bank of capacitors or 
batteries. Information regarding configuration and control requirements of dc-ac 











background information for the detailed literature survey presented in Chapter 2. 
1.1 Background 
With continued developments in power electronics, the technologies of dc-ac 
converters for UPS purpose have progressed over the years. Nowadays, the majority 
of the UPS inverters incorporate transistors (IGBTs or MOSFETs), and are of the 
voltage source inverter (VSI) type, with a dc link supplying voltage to the inverter 
bridge. The two typical configurations of inverters: full-bridge inverter and half-
bridge inverter are shown in Fig. 1.1 and Fig. 1.2 respectively. As will be discussed 
in Chapter 2, these two configurations of inverters can be modeled in a similar 
manner allowing the same control methods to be used in both cases. These inverters 
generate a smooth sinusoidal output voltage by passing the output of the bridge 
 
Fig. 1.2 Single-phase half-bridge inverter 
 
 










through an L-C filter. The inverter bridge is usually pulse-width-modulated (PWM) 
at a switching frequency much higher than the fundamental of the output voltage so 
that the size and rating of the filter components can be minimized. The scope of this 
thesis is limited to investigating issues in control and design of single-phase PWM 
UPS inverter systems with L-C filters intended for generation of sine-wave output 
voltage, as this set of requirements constitute the most dominant in current and future 
UPS systems.  
Generally, following are the requirements for output voltage control of UPS 
inverters [1-2]. 
* The steady-state RMS value of the output ac voltage is to remain constant within 
2%±  against a single parameter variation (load current, temperature, battery voltage. 
This is based on Standard IEC686. 
* The transient peak voltage deviation is to be within a maximum of 10% 
amplitude when 100% rated load is applied to or removed from the UPS output. The 
recovery time following load change usually is specified as being less than 2 cycles 
for the output voltage to be within 5% of the rated value. The steady-state voltage 
shall be reached within 5 cycles.  
* It is common practice to specify that the inverter must produce an output voltage 
with maximum total harmonic distortion (THD) of 4% with any combination of 
linear load and battery voltage.  
* Ease of design and implementation is another important requirement of the 
controller. 









It may be noted that the requirements mentioned above are only for UPS products 
designed for normal customer equipments such as personal computers. For certain 
applications in hospitals and laboratories, there are much more stringent standards 
for UPS products. For example, the AC power supply for testing and measurement 
purposes requires output voltage with THD less than 2%. 
These requirements were once relatively easy to meet. Nowadays, however, more 
and more loads use power electronic converters to provide electrical power to them. 
Most such converters use diode rectifier (followed by a filtering capacitor) as an 
interface with the power grid. This arrangement draws non-sinusoidal current with a 
high peak when fed with a sinusoidal voltage. When supplying nonlinear loads, such 
as diode rectifiers, it is much more difficult for a UPS inverter to provide sinusoidal 
output voltage with low THD. Consequently, it has become more important for a 
high performance controller to be used with a UPS inverter in order to satisfy the 
more stringent requirements imposed by modern loads.  
To meet all these requirements, many control techniques have been applied to UPS 
inverters. The control schemes applied to UPS inverters can be classified into 
following three types: 
1) Model based instantaneous feedback controllers, such as multi-loop controllers 
[4-8] and state feedback controllers [9-12].  
2) Repetitive controllers [14-18].  
3) Non-linear controllers, such as sliding-mode controllers [19-20] and multi-layer 
neural network based controllers [21].   









Due to this, such linear control methods can be applied in a relatively straightforward 
manner and hence are popular. Among all the control techniques, multi-loop 
feedback controllers are currently most popularly used in industry because of its 
good performance and robustness. However, in general, sensing of 
inductor/capacitor current is needed with cascade controllers, which would increase 
the cost of UPS systems. 
Because of the fact that the steady-state load current and output voltage of UPS 
inverters are cyclic in nature, repetitive controllers can be easily applied while 
achieving high steady-state performance. Recently, repetitive controllers have 
become popular in UPS applications. With a repetitive controller, very good steady-
state performance can be achieved by UPS inverters. However, the dynamic 
performance of a stand-alone repetitive controller is poor. Therefore, repetitive 
controllers are generally used together with other fast-response controllers to achieve 
satisfactory dynamic performance.  
As will be discussed in Chapter 2, robustness to parameter variance is necessary 
for controllers of UPS inverters. Even though a UPS inverter is a linear system, 
nonlinear controllers, such as sliding-mode controller and multi-layer neural 
controller, have also been applied to UPS inverters in order to achieve better 
robustness. However, the implementation and design of these controllers is complex, 
and the performance is generally not as good as the repetitive controller. For this 
reason, the thesis has focused on model-based feedback control techniques and 
learning control techniques. 









1.2 Research Objectives 
Digital control is currently becoming more and more popular for power converters 
including UPS inverters. Compared with the conventional analog controllers, a 
digital controller has the following advantages: 
• High flexibility: The control methods and gains can be very conveniently 
changed. 
• High reliability: The reliability of the system can be improved because less 
components and ICs (in some of inverters even only one IC) are needed with 
digital controller. 
• Possibility for using advanced controllers: Due to the high performance digital 
processor used, advanced control techniques such as ILC can be implemented. 
The overall performance can be much improved due to these advanced control 
techniques  
As discussed in the detailed literature survey in Chapter 2, though a lot of work has 
been done to improve performance of UPS inverters, few available control 
techniques can achieve high quality output voltage in both steady state and transient 
state without additional current sensor for inductor/capacitor, which can result in 
higher cost. Thus, an important issue is whether advanced digital control techniques 
can be developed to achieve higher performance and lower cost for UPS inverters by 
minimizing the number of sensors to be used.          
The objectives of this research can be summarized as follows: 









* To investigate and compare advanced digital control techniques, which are 
applicable to UPS inverters, and propose new control schemes capable achieving 
higher performance with potential lower cost as compared to available controllers.  
* To investigate design and digital implementation issues of UPS inverters.   
Thus, the focus of the thesis is on improving inverter performance while reducing 
the potential cost. 
 1.3 Thesis Contributions 
The contributions of this research are: 
* The difficulties in achieving high quality output voltage are analyzed based on 
the modeling of UPS inverters. This could serve as the basis for developing novel 
control techniques of UPS inverters in the future. 
* Classification and detailed review of control methods applied to UPS inverters 
are presented. This could serve as the basis for developing novel control techniques 
of UPS inverters in the future. 
* Two feedback control methods: generalized minimum variance control and pole-
placement control with minimum output impedance, have been proposed, both 
capable of achieving excellent dynamic performance. Compared with the 
conventional cascade control methods, these methods can achieve better 
performance and eliminate the need for inductor/capacitor current sensor. The major 
contributions in this part of the work are as following. 
1) Highlighted that the output impedance is the key of feedback control of 










2) Proposed two new feedback control methods with excellent performance 
for UPS inverters.  
3) No inductor/capacitor sensors are needed. 
* Iterative learning control (ILC) methods were proposed to achieve almost perfect 
steady-state performance and good dynamic performance. When the proposed direct 
ILC and hybrid ILC schemes are applied to UPS inverters, only the output voltage 
needs to be sensed for control purpose. The major contributions on it are as 
following. 
1) Due to the special requirement of UPS inverters, the design objective of 
the ILC methods was selected as achieving rapid error convergence. 
2) Three new ILC based control methods were proposed to achieve very high 
performance. 
3) The zero-phase filter was adopted to compensate resonant peak and cut off 
learning at higher frequency to ensure error convergence. Besides the filter, 
the phase shift compensation and learning gain are designed to achieve rapid 
error convergence.  
4) Moreover, forgetting factor is adopted to increase the robustness of ILC 
methods.    
5) The analysis and design methods of zero-phase filter, learning gain and 
forgetting factor can be extended to other learning control method. 









controllers to achieve high dynamic performance. It could be used to develop 
other ILC based controller 
* B-spline network (BSN) control method has been proposed for UPS inverters to 
simplify the design of the controller and achieve similar performance of ILC 
methods. The proposed BSN controller has only two parameters to be tune, which 
makes the design procedure as simple as PI/PID controllers. The major contributions 
on it are as following. 
1) Analysis on implementation of neural network applications in control of 
power electronic circuits from industry point of view. It could be useful for 
developing other neural controllers for power electronic circuits. 
2) Complete analysis of B-spline network in frequency domain, which could 
be used for other B-spline network based applications. 
3) A new high-performance neural controller that is easy to implement and 
design was proposed for UPS inverters.       
* The difficulties in implementation of controllers, such as time delay in digital 
controller, have been investigated, and novel PWM methods have been proposed as 
an effective solution. Furthermore, as an integrated research, the procedures and 
guidelines for determining parameters of UPS inverters were proposed.   
The research was done with the hope that the analysis of problems in control of 
UPS inverters could serve as the basis for developing novel control techniques of 
UPS inverters. Additionally, with the proposed novel advanced control techniques, 
producers should be able to develop UPS systems with improved performance and 









1.4 Thesis Organization 
The focus and contribution of each of the chapters of the thesis is described briefly 
in the following paragraphs. 
In Chapter 2, the problems of UPS inverter control is analyzed based on its models 
and a literature survey with an emphasis on control techniques is presented. 
Aiming to achieve excellent dynamic performance and good steady-state 
performance with reduced sensor, two instantaneous feedback controllers for UPS 
inverters: Generalized Minimum Variance (GMV) controller and Pole-placement 
controller with minimum output impedance, are proposed in Chapter 3.  Comparison 
with conventional cascade control method is also done. Excellent steady-state and 
transient performance of the proposed controllers are demonstrated through 
simulation and experimental results.  
In Chapter 4, three iterative learning controllers: direct ILC, hybrid ILC and ILC 
with inductor voltage compensation (IVC ILC) are presented. In ILC methods, a 
zero-phase filter designed in frequency domain was applied to compensate the 
resonant peak so as to ensure error convergence. Furthermore, a ‘forgetting factor’ 
was introduced in the control algorithms to increase the robustness of the schemes 
against measurement noise, initialization error and/or variation of system dynamics 
due to parameter drift. The experimental results show that all the proposed ILC 
controllers can achieve very low total harmonic distortion and fast error convergence 
under different loads. The hybrid ILC and IVC ILC are more complex to implement. 
However, it can result in improved dynamic response, while still achieving very 









In Chapter 5, neural network based control schemes (adaptive linear neural 
(ADLINE) controller and B-spline network (BSN) controller) are presented for UPS 
inverters. The ADALINE controller is an adaptive controller based on estimation of 
load. Satisfactory performance was achieved with only output voltage sensed. The 
BSN based controllers can achieve similar performance of ILC schemes and they can 
also be applied together with a parallel feedback/feedforward controller for improved 
dynamic performance. However, the design of the BSN controller is simpler than 
ILC schemes because there are only two main parameters to be determined. This 
ease of design brings more convenience to engineers. 
Chapter 6 presents the design guidelines for parameters of UPS inverters such as 
cut-off frequency, inductance and capacitance. Moreover, a value named real rated 
value is defined to measure whether the load is heavy related to L-C filter, which 
makes it possible to compare control performance of UPS inverters with different 
parameters of L-C filter. 
The digital implementation issues of control methods for UPS inverters are 
presented in Chapter 7. The problem of time delay in digital control of UPS inverter 
is detailed discussed. Then two novel PWM methods, the two-polarity PWM method 
and the asymmetric PWM method, are proposed to handle the time-delay problem. 
Both these PWM methods can achieve a wide range of duty ratio, independent of the 
model of inverter. 









In this chapter, the control problem of a single-phase UPS inverter is firstly 
analyzed. Both the transfer function and the state-space models of the inverter are 
presented. Then a review of the most important solutions for control of UPS 
inverters is carried out. These control techniques are classified as model-based 
instantaneous feedback control, feedforward learning control and nonlinear control. 
The major advantages and disadvantages of each approach are highlighted and 
compared. 
In Section 2.1, the state-space and transfer function models of UPS inverters are 
presented. Based on the models, the output impedance of a UPS inverter is obtained 
and analyzed. In Section 2.2, the necessary features of controllers for UPS inverters 
are analyzed and presented. The available control methods for UPS inverters are then 
classified as three types: model based instantaneous feedback controllers, repetitive 
controllers and nonlinear controllers. These three types of control methods are 
separately reviewed and briefly discussed in Section 2.3, 2.4 and 2.5 respectively. 
Finally, a comparison of the different control methods is presented in Section 2.6 to 
conclude this chapter.  
2.1 Dynamic Model and Output Impedance of UPS Inverters 
Fig. 1.1 shows the typical configuration of a single-phase full-bridge UPS inverter. 
Here, under the assumption that the switching frequency is high enough, the PWM 
inverter is considered as a voltage source, and the dynamic response of UPS inverter 
Chapter 2 









is mainly determined by the L-C filter. The simplified equivalent circuit for the 
output filter for a UPS inverter is shown in Fig. 2.1, where the voltage source equals 
the average output voltage of the bridge in one switching cycle and the load is 
considered as a current source.  
2.1.1 State-Space Model 
The continuous-time dynamic model of the single-phase inverter shown in Fig. 2.1 
can be represented by the following equation: 
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where 
T
L CI V⎡ ⎤⎣ ⎦  is the state vector with CV  being the voltage across the equivalent 
capacitor. The average inverter voltage ( )u t  and load current ( )oI t  are considered as 
system inputs.  
Due to efficiency consideration, the design of the L-C filter would require the 
resistances Lr  and Cr  be kept very small. Hence these two resistances can be 
ignored in most cases. By ignoring these parasitic resistances in (2.1), the following 
 









simple state-space model is achieved.  
1 2( ) ( ) ( ) ( )c oc c
d x t A x t B u t B I tdt = + + ,                     (2.2) 
where [ ]To Lx V I=  is the state vector. As mentioned earlier, the average inverter 
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Since the controller may to be implemented by a digital processor, equation (2.2) is 
discretized as 
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In (2.3), sT  is the sampling period and I  is the two-dimensional identity matrix. 
2.1.2 Transfer Function Model 
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Again, ignoring the parasitic resistances and Lr  and Cr , equation (2.4) can be 
rewritten as 
     2 2
1( ) ( ) ( )
1 1o o
LsV s u s I s
LCs LCs
= −+ +                        (2.5) 
The digital model of inverters can be obtained by discretizing equation (2.5) as 
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where 
1 1 2( ) 1A z az z− − −= − + , 1 1( ) (1 )B z b z− −= + , 1 1( ) ( 1)C z c z− −= − , 
02cos( )sa Tω= , 2 02sin ( / 2)sb Tω= , 0
0
1 sin( )sc TC ωω= ,  
0 1/ LCω =  is the angular resonance frequency of the second-order L-C filter of the 
inverter and 1z−  is the backward shift operator. 
2.1.3 Output Impedance 
In UPS inverters, the controller is prone to develop a tracking error as a result of 
the time varying reference, which would affect the performance of the system. 
However, the effect is small because of the usage of feedforward reference and very 
low attenuation of the L-C filter to this feedforward.  
             









Therefore, the output impedance of the inverter (under open loop and under closed 
loop conditions) is a critical parameter that determines the quality of the output 
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which, in other words, represents the effect of the load current on the output voltage. 
In a normal open-loop inverter, where switches are controlled so as to produce a 
sinusoidal voltage u at the bridge output terminals, any distortion in the load current 
will result in an output voltage distortion due to the finite output impedance of the 
inverter. In other words, if in Fig. 2.1, the input voltage, u, to L-C filter is sinusoidal 
and the load current oI  contains harmonics, then output voltage oV  will be non-
sinusoidal and contain harmonic components corresponding to those in oI .  
Since most of the load-induced distortion is independent of harmonics in the 
inverter bridge’s output voltage u, by applying superposition, Fig. 2.2 is obtained for 
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In this case, the average input voltage of the L-C filter u is assumed to be zero. Thus, 
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The parameters of the inverter system used in this research work are shown in 
Table 2.1. The values of inductance and capacitance are based on the measurements 
using gain-phase analyzer HP4194A. Since the sampling frequency is 5kHz and 
frequency of fundamental cycle is 50Hz, there are 100 samples in each fundamental 
cycle for all the control schemes. The selection of these values and certain design 
aspects will be covered in Chapter 6.  It may be noted that the parameters in Table 
2.1 are different from those from the publications based on the current research. In 
order to have a fair comparison between the different control methods proposed in 
this thesis, all the experimental results in this report have been carried out using the 
same system parameters. It must be noted that the results reported in the publications 
are valid and lead to the same conclusions as in this thesis. 
The magnitude curve of output impedance with the system parameters in Table 2.1 
is shown in Fig. 2.3. Open-loop output impedance of any UPS inverters will have a 
resonant peak similar to that in Fig. 2.3. This resonant peak will cause high tracking 
error at corresponding frequencies. The resonant frequency is at about 700Hz in Fig. 




























2.3. If the load current has a harmonic component at 700Hz, the system response as 
determined by (2.8), will be very high. Because the response to load current is part of 
the output voltage according to (2.7), the output voltage will be highly distorted. 
Therefore, output impedance may be viewed as an index for determining the loading 
effect of the inverter. When the load is non-linear, the output voltage will be very 
distorted if the output impedance is high.  
 As will be discussed in Chapter 6, the frequency of harmonic components in load 
current is generally below 550Hz [28]. Therefore, output impedance at lower 
frequencies is more important for this research.  In (2.10), the denominator of output 
impedance is always very close to -1 at these lower frequencies because the filter 
capacitance and inductance values are generally not high. The output impedance is 
mainly determined by the numerator of (2.10) and thus by the inductance of the L-C 
filter.  
As discussed before, since output impedance is an index for determining the 
loading effect of the inverter, better performance of inverters can be achieved if 
output impedance can be reduced. There are at least three methods that can be 
 









applied to reduce the output impedance of inverters.  
The first approach is to increase the switching frequency of inverters. At higher 
switching frequencies, L-C filters with low cut-off frequency are sufficient to filter 
out the switching ripple in the output voltage. Thus, lower inductance and 
capacitance values would be used when the switching frequency is high. This will 
lead to the output impedance being lower for an inverter design with a higher 
switching frequency. Therefore, as would be expected, it is easier to achieve high 
performance with higher switching frequencies. However, the switching frequency 
of inverters is limited by the switching devices used and is generally limited by the 
power rating of the inverter. For inverters with high power rating, say greater than 1 
MVA, available devices may not meet the requirements of high current, high voltage 
and be also capable of switching at high frequency. Moreover, high switching 
frequency can cause high power loss and reduce the efficiency of UPS systems. Thus, 
increasing the switching frequency is not always an option in UPS inverter design, 
particularly at higher power ratings. 
Another method to reduce the output impedance is to optimize the design of L-C 
filter. Based on (2.10), output impedance can be reduced by reducing the inductance 
and increasing the capacitance of an L-C filter with fixed cut-off frequency. With 
this design of L-C filter, however, the bridge needs to supply more reactive power to 
the increased capacitance. Thus, the power rating of the switching devices also needs 
to be increased, which may increase the cost of UPS systems. Moreover, the size of 
inverter system is generally increased due to this design. 
The above methods to reduce the open-loop output impedance, whether through 









closed-loop performance of inverters. The output impedance in (2.10) defines the 
open-loop impedance. With feedback controller, the closed-loop output impedance 
of inverters can also be derived and/or measured. It has been shown in some 
publications [62] that the closed-loop output impedance of inverters can be reduced 
by applying control methods. However, there is no feedback control method in 
literature designed with the specific purpose of reducing the output impedance of 
UPS inverters. A pole-placement control method with minimum output impedance 
has been developed to achieve this purpose. The details of the proposed control 
method will be presented in Chapter 3. 
2.2   Requirements of UPS Inverter Control 
If the load current in (2.5) is considered as a disturbance input applied to the UPS 
inverter, then the inverter can be considered as a linear system with disturbance. 
Both linear and nonlinear controllers can then be applied to the resulting plant. 
Second-order linear system models similar to that in (2.5) are common in power 
electronic systems, for example, the models of dc motors and several dc-dc 
converters. Though it may appear that control of such systems is straightforward, 
practical control of these systems is, in fact, quite difficult due to the special features 
and requirements of a power electronic system.   
Power electronic circuits including UPS inverters are generally noisy because of 
high-frequency switching with high voltage/current. Also, it is not easy to obtain 
accurate component values, such as inductance and capacitance of L-C filter. Due to 
the limitations of production technologies, there are still big variations from part to 
part in the parameters of inductors and capacitors. Hence, a certain degree of 









requirements of UPS inverter control. 
Furthermore, unlike the relatively easier regulation problem in dc-dc converters, 
the control problem in UPS inverters is a tracking control of a linear system with 
cyclic disturbance. Therefore, a controller suitable for UPS applications should have 
good tracking ability.  
Here the steady-state tracking accuracy means that the output voltage should be a 
sinusoidal waveform with low distortion under various loads. Total harmonic 
distortion of the output voltage is the index to measure it. However, because of the 
output impedance of the inverter, it may not be easy to achieve output voltage with 
low distortion under nonlinear loads. Besides low distortion, tracking accuracy also 
means that the RMS value of output voltage should be close to the reference. Thus, 
the closed loop system should have good regulation under varying loads.  
Moreover, besides steady-state performance, UPS inverters should give fast 
dynamic response in case of load changes. There are two kinds of dynamic responses 
of UPS inverters. One is the recovery after load change, which is measured by how 
long the inverter reaches steady state after load change. Another one is the sub-cycle 
response, which may be measured by the transient peak error of the output voltage 
during load change. 
Lastly, UPS inverters used in industry must be cost competitive. This requires that 
the controller be implementable in an economic manner, using a small number of 
sensors, avoiding high-bandwidth sensors, as far as possible.  
The implementation complexity of controllers can also affect the cost of UPS 









processor or a complex analog circuitry. With the same digital processor, the 
implementation complexity could be measured by calculating time. Therefore ease of 
implementation is also a requirement of UPS inverter control. 
Therefore, promising controllers for UPS inverters should have the following 
features: 
1) High tracking ability; 
2) Fast dynamic response; 
3) High robustness; 
4) Fewer sensors needed; 
5) Less complex control implementation. 
One objective of this research is to develop control methods that meet all the 
requirements discussed above. 
2.3 Classification of Control Methods for UPS Inverters 
So far, many control schemes have been applied to UPS inverters. The control 
schemes applied to UPS inverters can be classified as following three types: 
1) Model based instantaneous feedback controllers, such as multi-loop controllers 
and state feedback controllers, 
2) Repetitive controllers and 
3) Non-linear controllers, such as sliding-mode controllers and neural network 
based controllers.     









following sections.  
2.4 Model Based Instantaneous Feedback Control of UPS Inverters 
As discussed before, the model of UPS inverters is a linear system. Instantaneous 
feedback control schemes, such as state feedback controller, multi-loop controller, 
are all different types of linear controllers. Hence, model based instantaneous 
feedback control methods are obvious solutions for UPS inverters. Applying these 
control methods for UPS inverters is also relatively straightforward. These control 
methods are widely used in industry. In this part, several such linear feedback 
control schemes are reviewed.  
2.4.1 Multi-loop Control Schemes 
It may be noted that the model of the inverter is similar to that of a dc motor [3]. 
Therefore, multi-loop control (cascade control), which is widely used in motion 
control, is also popular in inverter control. The control object of the inner loop is 
inductor current or capacitor current, while the object of the outer loop is the output 
voltage. Due to the model of the inverter, feedforward decoupling is generally 
needed for the multi-loop control schemes.  
Fig. 2.4 is a block schematic diagram of the ‘cascade’ controller [5] with inductor 
current inner loop. Here, the inner loop controls the inductor current, while the outer 
loop controls the output voltage. The decoupling of output voltage oV  is used for the 
inner loop, while the decoupling of load current oI  is used for the outer loop. The 
gains vK  and cK  can be designed for the required dynamic performance of the two 
loops by a pole-placement method. Generally, the inner loop will be designed to 









The cascade control with capacitor current inner loop and output voltage outer 
loop as shown in Fig. 2.5 is even more popular. In [4], the author presents the 
cascade control with capacitor current inner loop and output voltage outer loop for 
single-phase half-bridge UPS inverter with L-C filter. The control scheme is based 
on sensing the current in the capacitor and using it as an inner feedback loop. An 
outer voltage feedback loop is also incorporated to ensure that the load voltage is 
sinusoidal and well regulated. To improve the performance of the controller, the 
feed-forward of the capacitor current is also adopted. 
In [3], four multi-loop control topologies for single-phase UPS inverters are 
presented and compared, with the common objective of providing dynamically stiff 
ness(Stiffness is the inverse of the output impedance) and low THD output voltage. 
 
 
Fig. 2.4 Cascade control with inner inductor current loop [5] 
 
 









Both filter inductor and filter capacitor current feedback control topologies with full-
state commands structures have been examined. The decoupling method, which is 
popular in the analysis of motion control, is also applied here; all controllers 
presented include output voltage decoupling. It has been shown that a controller with 
load current derivative feedback can exhibit infinite stiffness. As a low cost 
alternative, the capacitor current feedback controller exhibits outstanding 
performance.  
Multi-loop control schemes can also be implemented using micro-
controllers/DSPs. In discrete domain, the controller parameters in each loop are often 
designed so as to place all the poles at the origin for fast dynamic response. Such 
‘dead beat’ controllers are well known and several such controllers for UPS inverters 
are presented in [5-9].  
The multi-loop control schemes have several advantages such as high robustness 
and ease of limiting capacitor/inductor current. However, additional sensors for 
inductor/capacitor current, besides load current and output voltage sensors, are 
needed for decoupling the two control loops. Hence, typically three or more sensors 
are needed and this increases costs. Moreover, the inductor current and capacitor 
current have much more switching noise compared with output voltage and load 
current, which would make the current feedback difficult especially in digital 
implementation [3]. For example, in [5], the discrete version of the controller shown 
in Fig. 2.4 is presented. The two gains, vK  and cK , are selected to obtain deadbeat 
response of both the current loop and the voltage loop. The sampling frequency of 
the inner loop is double that of the outer loop to guarantee current tracking by the 









filter was used before sampling the sensed current variables and this would degrade 
the performance of the inverter system. 
Though deadbeat controller is popular and easy to implement, and the dynamic 
response is very fast, it has the following drawbacks. The technique is very sensitive 
to changes in parameters. This is especially true since the deadbeat control methods 
are often based on an approximate model of the inverter. In a practical case, the 
parameters of the inverter system, such as the inductance of the filter inductor and 
the capacitance of the filter capacitor will change with time during operation. 
Though the closed-loop system could still be stable after such changes, the 
performance of the controller would be degraded. Therefore, for a high-performance 
UPS inverter with deadbeat controller, on-line parameter estimation is necessary as 
in [10]. Unfortunately, the calculating time and implementation complexity would be 
increased for a processor to perform parameter estimation. 
2.4.2 Other Linear Feedback Control Schemes 
With the popularity of microprocessors, digital prediction controllers are popular 
for inverters. In [10], a one sampling ahead preview controller (OSAP) controller is 
presented for UPS inverters. The control scheme is actually the minimum variance 
(MV) controller [24] as will be discussed in Chapter 3, which is well known in the 
control field. Parameter estimation method is used to overcome the problem that the 
plant parameters used in calculations may slightly differ from the real values. The 
method has the advantage that only the output voltage is sensed. However, the 
performance may not be so good under different loads, particularly non-linear loads, 
because the modeling in the paper is based on rated resistive load.  









Both the load voltage and current variables are sensed for this control strategy. The 
scheme requires all state variables, and they are estimated practically by an observer 
designed based on pole-placement technique. And the load current is precisely 
predicted by a repetitive predictor, which is needed in order to cancel the time delay 
introduced by sampling and calculation. However, this control method also needs 
accurate parameters of the inverter.   
In [12], a deadbeat controller with inductor current sensing and a deadbeat 
controller with load current sensing are both compared to a PI controller and to an 
internal model controller. These controllers are based on state-space model of the 
inverter and assume a resistive load. It is shown that the deadbeat controller with 
inductor current sensing results in lower distortion compared with the other 
controllers.  
None of the above mentioned control strategies can explicitly specify the desired 
degree of robustness in the design goal and hence the robustness in the face of 
parameter variations cannot be guaranteed in advance. To ensure a pre-specified 
degree of robustness, H∞  loop-shaping control approach was proposed in [13] as a 
robust solution for UPS inverters. Though the robustness property of proposed 
control system was verified by experimental results, the tracking performance of 
proposed control strategies was not really good especially under nonlinear loads. 
2.4.3 Summary of Linear Feedback Control Schemes 
Even though several instantaneous feedback control methods have been applied to 
UPS inverters, many of these are either parameter sensitive or require additional 









robust high-performance instantaneous feedback control methods without sensing 
inductor/capacitor current. 
As discussed before, output impedance is an index to measure the performance of 
inverters with feedback controller. And the closed-loop output impedance of 
inverters can be reduced by applying control methods. However, as mentioned 
earlier, there is no feedback control method designed specifically with the purpose of 
achieving reduced output impedance of UPS inverters. In this thesis, a robust method, 
based on pole-placement, with minimum output impedance has been proposed to 
achieve this purpose. The details of the proposed control method will be presented in 
Chapter 3. 
2.5 Repetitive Control of UPS Inverters 
Based on the general case that the load current in industry is under steady state ac 
and hence cyclically fluctuating, the repetitive controller (RC) can be applied for the 
control of the inverters. The basic concept of repetitive control theory originates 
from the internal model principle. This principle states that controlled output tracks a 
set of reference inputs without steady-state error if the model that generates these 
references is included in the stable closed-loop system.  









The basic configuration of repetitive control system is shown in Fig. 2.6. Because 
the system is open-loop stable, the feedforward reference signal refV  is combined 
with a RC to form the command signal.  The major component of the control effort is 
the feedforward reference signal, while the RC is used to reduce the tracking error 
caused by the iterative disturbance di . 
In Fig. 2.6, 1( )P z−  is the model of the plant (inverter). All the disturbances on the 
system, such as load current and switching delays, are summarized and represented 
as di. Under steady-state, in a UPS inverter, the disturbance di is periodic. ( )refV k  is 
the tracking reference.  The exponent K  is the number of sampling points in each 
fundamental cycle. The function 1( )L z−  and 1( )S z−  are the transfer functions 
designed to meet the performance goal of the RC.  
The error convergence requirement of the RC is 
1 1 1( ) ( ) ( ) 1L z P z S z− − −− <                          (2.11) 
for all frequencies. In frequency domain, substituting e Sj Tz ω= , (2.11) is changed to  
( ) ( ) ( ) 1L P Sω ω ω− <                            (2.12) 
Once this requirement is met, the tracking error will decay from cycle to cycle. Very 
good steady-state performance can be achieved with this method.  
 The design of RC, thus 1( )L z−  and 1( )S z− , should be based on analysis in 
frequency domain. Bode plot and root locus plot are powerful tools for designing 
them.  









performance because it cannot deliver sub-cycle response. Therefore, a repetitive 
controller is often used together with another controller that can achieve quick 
transient response such as a deadbeat controller to achieve high performance both 
under steady state and under transient conditions.  
When RC is applied together with other control schemes, there are at least two 
possible configurations: the parallel structure (Fig. 2.7) and the cascade structure 
(Fig. 2.8). With a parallel structure, the RC is applied in parallel with the feedback 




( )( ) ( ) 1
1 ( ) ( )FB
P zL z S z
G z P z
−− −
− −− <+                     (2.13) 
Here the closed-loop system with the feedback controller acts as the plant for the RC. 
With a cascade structure, the RC is applied in the outer loop while the feedback 
controller 1( )FBG z−  is in the inner loop. Because the inner loop has much faster 
response than the outer loop, the closed-loop system of the inner loop controlled 
inverter is to be considered as the plant when designing the RC.  
In [14], a repetitive control scheme was firstly introduced to a UPS inverter. The 
repetitive controller was added in parallel to OSAP controller with only the load 
voltage being sensed. Because of the characteristics of the two controllers, the output 
voltage has low error and quick transient response even though only the load voltage 
is sensed and the switching frequency is also quite low.  
In [15], a cascade repetitive control scheme with inner loop of digital voltage 
feedback control and outer loop of repetitive voltage control was presented. The 









in frequency domain. A low-pass filter was adopted to cut-off components with high 
frequency to ensure error convergence. Phase shift compensation was used to 
compensate the phase shift of low-pass filter and plant. 
A repetitive control scheme with a similar cascade structure was presented in 
[16][17]. In [16], the inner loop of the control scheme is an adaptive controller. 
While in [17], the inner loop is a model reference adaptive controller. The 
experimental investigation and comparison with different inner-loop controllers, 
OSAP controller, predictive PID controller and model reference controller, were 
presented in [18].  
Generally speaking, repetitive control has the ability to obtain good steady-state 
performance by sensing only output voltage. The disadvantage is that the transient 
performance is poor with only repetitive control is applied to the inverter. Repetitive 
 
Fig. 2.7 Repetitive control together with a feedback controller-parallel structure 
 
 









combined other controllers is a good candidate for inverters of high-performance 
UPS applications.  
Similar to RC, there is another type of learning control named iterative learning 
control (ILC). In this method, the tracking error in the response for the last run or 
repetition is examined, and based on this, the command is adjusted in the next run. It 
is assumed that between each run, the system is returned to the same initial condition. 
As in RC, both the command and disturbance are periodic in ILC also.  However, 
there is a resetting of initial conditions between successive periods [32] unlike in RC. 
Compared with RC, ILC methods are easier to understand while achieving similar 
performance. Hence, a few ILC based methods for UPS inverters are investigated 
and presented in Chapter 4 with the objective to achieve better performance than 
feedback control methods presented Chapter 3.   
2.6 Nonlinear Control of UPS Inverters 
As discussed before, the model of UPS inverters is a linear system. Therefore, both 
linear and nonlinear control methods can be applied. Though nonlinear controllers 
are generally more complex to design and implement, a UPS system with nonlinear 
controller can generally be made more robust than that with linear controller. Hence, 
there are also many nonlinear controllers, such as sliding-mode controller, multi-
layer neural network based controller applied to UPS inverters. 
2.6.1 Sliding-mode Controllers 
Sliding mode controller (SMC) is one of the popular system level non-linear 
controllers. The SMC is known for its insensitiveness to parameter variations and 









law to drive the state trajectory of the plant onto a specified surface in the state space 
(sliding or switching surface), and to keep the state trajectory on this surface for all 
subsequent time. When sliding on the surface, the structure of the system is changed 
discontinuously according to the instantaneous values of the system states evaluated 
along the trajectory. Due to the change of the structure of the system, the SMC 
system is insensitive to the parameter variation of the plant and the external 
disturbances.  
For example, in a simple SMC, all state variables are sensed and the corresponding 
errors (ei) are multiplied by proper gains Ki and added together to form a sliding 
function (surface) ψ. A hysterestic block is used to maintain this function near zero 








0ψ                             (2.14) 
The stable control law is designed to keep the state trajectory on this surface. 
As mentioned earlier, the sliding mode controller is extremely robust to parameter 
variations. However, it needs a nominal model of the system. In addition, it requires 
















In [19], the SMC is used to perform model-following control of the single-phase 
inverter. The switching surface of the sliding mode is chosen as the linear 
combination of errors of the two state variables in the original system and the 
reference model. Thus, in the switching surface, the closed-loop system has the same 
response as the reference model. The existence of the sliding mode is discussed and 
the influence of the variance of the filter capacitance is analyzed. In experiments, the 
controller is realized with analog circuitry. 
In [20], a discrete SMC scheme for the closed-loop regulation of the PWM inverter 
used in UPS is presented. A feedforward controller is proposed to take care of the 
steady-state response in addition to the proposed SMC, the original problem of 
tracking a sinusoidal reference has been reduced to the problem of regulating all the 
state to zero. The switching surface is a linear function of the error of the output 
voltage and its derivative, which is optimized by the selected cost function.  
SMC has the similar performance as hysteresis control such as quick transient 
response and high robustness, which is necessary to handle the load disturbance of 
inverters. Unfortunately, the well-known chattering problem must be specially taken 
care in both analog and digital implementation of the control algorithm. The ideal 
control law of SMC requires an infinite switching frequency, which it is not practical 
in reality. Therefore, the hysteresis comparator is used in implementation, which, 
however, affects the performance due to the presence of the hysteresis band. 
Though SMC is very robust, the performance of inverters with SMC in published 
literature [19-20] does not appear to be very good. For example, the output voltage 
with nonlinear load in [20] is highly distorted with THD above 3%. Therefore, this 









may be a case for considering such non-linear control techniques in future work. 
2.6.2 Neural Controller 
Artificial Neural Networks (ANN) have been employed in many applications in 
recent years. An ANN is an interconnection of a number of artificial neurons that 
simulates a biological brain system. It has the ability to approximate an arbitrary 
function mapping and can achieve a higher degree of fault tolerance.  
Currently, the most popular ANN is the multi-layer feedforward ANN, which is 
widely used in system control. With enough neurons utilized, a neural network has 
the ability to approximate an arbitrary function mapping. In a control application, the 
ANNs are trained either off-line or on-line, so that a particular input leads to a 
specific target output. The current most popular training algorithm for the 
feedforward ANN is back propagation (BP) [21], because it is stable, robust and 
efficient.  
In [21], the neural network controller is trained off-line using patterns obtained 
from a simulated controller (multi-loop controller for inverters). To verify the 
performance of the proposed ANN controller, a hardware inverter with an analogue 
neural network controller (using mainly operational amplifiers and resistors) is built. 
Implementing the analogue neural network controller using programmable integrated 
circuits is also discussed. Compared to the PI controller with optimized parameters, 
the proposed ANN controller has superior performance.    
However, the proposed ANN controller has following problems 










 * The performance definitely depends on the off-line training processes. The 
pattern database used to train the ANN controller contains hundreds of patterns of 
load. Somehow it is difficult to build such a huge database.  
* There is no obvious improvement of performance compared with the multi-loop 
controller. Hence, there is no reason to replace conventional multi-loop controller 
with the proposed ANN controller 
Therefore, the off-line trained multi-layer ANN control methods may not meet the 
requirements mentioned before. In on-line training, the weights and the biases of the 
ANN are continually adjusted during operation and hence the ANN has better 
adaptability to the operation condition. Very good performance and high robustness 
can be achieved. However, the BP training algorithm involves a great deal of real 
time multiplication and division operations. If implemented in hardware, the 
approach results in a very complex circuit. If implemented in software, a very fast 
digital processor is needed [21] since there is generally only a very short time within 
a cycle for calculating the control effort (less than 100uS). This implementation 
difficulty greatly affects the use of the feedforward ANN controllers in applications 
such as UPS inverters.  
As part of the present work, some investigations [47-48] on multi-layer on-line 
trained ANN controllers for UPS inverters were carried out. It was found that it is 
difficult to achieve satisfactory performance of UPS inverters with these controllers. 
Moreover, the implementation is much more difficult than conventional controllers 
due to the complexity of the scheme. Because a UPS inverter is a relatively simple 
system with a low time constant, multi-layer on-line trained ANN controllers may 









Since the multi-layer ANN controllers cannot achieve improved performance and 
reduced cost in UPS inverters, the research focus was changed from conventional 
multi-layer ANN controller to simple linear neural networks, adaptive linear neural 
(ADALINE) and B-spline network (BSN), that are more suitable for fast on-line 
training compared to conventional multi-layer ANN controllers. Details of the 
proposed ANN controllers are presented in Chapter 5. 
2.7 Chapter Conclusions 
In this chapter, the control problem of a single-phase UPS inverter was analyzed. 
Both the transfer function and the state-space models of the inverter were presented. 
Finally, a review of the most popular solutions for control of UPS inverters was 
carried out. 
The features of the major popular control schemes were highlighted and compared 
in Table 2.2. According to the comparison, if digital implementation is used in UPS 
systems, combined repetitive control is the best option for UPS inverters, which also 
offers lower costs. If analog implementation is used, cascade schemes are preferred 
due to their performance.        
Though a lot of works have been done to improve performance of UPS inverters, 
few available control techniques can achieve high quality output voltage in both 
TABLE 2.2 


















Cascade Schemes 8 8 8 Analog 2 
Repetitive Schemes 10 3 6 Digital 1 
Combined RC 10 6-10 6-10 Digital 1 
SMC Schemes 6 8 6-8 Analog/Digital 1 









steady state and transient state without additional current sensor for 
inductor/capacitor. Thus, an important issue is whether novel advanced digital 
control techniques can be developed to achieve higher performance and lower cost 
for UPS inverters, for example, a high-performance instantaneous feedback 
controller that only needs to sense output voltage and load current. 
As discussed in this chapter, the output impedance is the source that causes 
distorted output voltage. However, there is no available control method that focused 
on reducing closed-loop output impedance. Therefore, we proposed pole-placement 
control with minimum output impedance for UPS inverters. It is presented in Chapter 
3. 
Learning based controller has the ability to achieve high performance even without 
accurate parameters of inverters. When learning control is applied to UPS inverter, it 
is possible to achieve good performance with reduced sensors. Therefore, learning 
control could be a better solution for UPS inverters than feedback controllers. Two 
types of learning controllers: iterative learning controllers and neural network based 
controllers were investigated. They are respectively presented in Chapter 4 and 
Chapter 5.   
Besides control methods, the performance of inverters is also determined by design 
of inverter such as resonant frequency, inductance and capacitance. For the same 
controller, the performance is different with different design of inverters. In fact, it 
can be shown that high performance can be achieved by using open-loop controller 
with low inductance and high capacitance. Therefore, the design guidelines of 
inverters were investigated with the purpose to achieve improved performance and 









All the control methods need to be implemented properly in order to achieve good 
performance. The practical digital implementation has many issues that could affect 
the performance of controllers, such as time delay due to sampling and calculation. 
Therefore, the general design issues on implementation were also investigated, 










As shown in the review (Chapter 2), sensors for inductor/capacitor current are 
generally needed in the conventional feedback controllers for UPS inverters. These 
will increase the cost and complexity of the inverter systems [1][10][14]. In this 
chapter, two new instantaneous feedback control methods with only output voltage 
and load current sensing are proposed for UPS inverters. The load current is chosen 
as a feedback variable over other variables, such as the capacitor/inductor current, 
due to the following reasons. Firstly, the load current sensor is anyway needed in a 
typical UPS product for protection purposes. Thus, it is convenient to use load 
current feedback for achieving high dynamic performance also. Furthermore, the 
capacitor/inductor current generally contains a lot of high-frequency components, 
which makes the digital implementation of capacitor current feedback difficult. 
 As explained in Chapter 2, output impedance may be viewed as the cause of 
tracking error caused by load current. In turn, this impedance will depend on the 
open-loop inverter system design and the control method. Reducing the output 
impedance through L-C filter design is not always possible as discussed in Chapter 2. 
Therefore, applying feedback control methods to reduce the output impedance is 
more promising in many cases. The closed-loop output impedance can be viewed as 
an index to predict the performance of UPS inverters. 
In Section 3.1, the generalized minimum variance (GMV) controller for UPS 
Chapter 3 









inverters is proposed in order to achieve tacking with minimum variance. In Section 
3.2, a control method based on classical pole-placement approach with a view to 
minimize output impedance is proposed.  
The performances of the two proposed controllers are compared with the 
conventional cascade controller that is popular in the literature and in the industry. 
The proposed control strategies are shown to be capable of achieving high quality 
dynamic and steady-state performances even with a low switching frequency. 
Moreover, only the output voltage and load current are required to be sensed 
provided the dc link voltage is constant. Results of simulations and experiments 
demonstrate that the proposed controllers can achieve very low total harmonic 
distortion (THD) and fast dynamic response under various loads. Their overall 
performance is shown to be superior to the benchmark cascaded controller. 
3.2 Generalized Minimum Variance Control of UPS Inverters 
Minimum variance (MV) controller and generalized minimum variance controller 
(GMV) are all high-performance feedback controllers. The generalized minimum 
variance control method has been proposed in [22-23]. It is well known that MV 
controller can only be applied to a minimum phase system (without right-half-plane 
zeros in the s-domain), while the GMV is a useful control method for non-minimum 
phase systems (with right-half-plane zeros in the s-domain).  
With the assumption that only linear loads are connected to the inverter and the 
approximate e 1 ss
jAT jAT− ≈ −  in discretization, the model of the inverter is a 
minimum phase system. In [10], the MV control of UPS inverters was presented 









performance with linear load, the performance with nonlinear load presented in [10] 
was not good due to the inaccurate model used.  
In (2.5), an accurate model of the UPS inverter is presented, where the load of the 
inverter is considered as a current source instead of as a resistive load as in [10]. 
According to the model in (2.5), the system always has a zero on the unit circle of 
the z-plane. Even when all the equivalent series resistances (ESRs) are considered, 
the zero will generally be located close to the unit circle. This is so, since, generally, 
ESRs are small due to efficiency considerations. Because GMV controller can 
handle non-minimum phase system also, that is plant with zeros outside the unit 
circle, it would be worthwhile investigating whether GMV control method can be 
applied to UPS inverters. 
The proposed GMV controller is comprised of two parts: the predictor with 
minimum variance and controller design. Firstly, the future load voltage )1( +kVo  is 
predicted with minimum variance. Then, the controller is designed to minimize the 
specific criterion.  
3.2.1 Prediction of Output Voltage with Minimum Variance 
In [11], the prediction of output voltage is obtained by the following one-step-
ahead predictor (OSAP) based on the discrete model shown in (2.3): 
11 12 11 11
ˆ ( 1) ( ) ( ) ( ) ( )o o oLV k a V k a I k b u k c I k+ = + + +                  (3.1) 
The prediction given by the OSAP will be compared with the MV predictor in later 
part of this section. It may be noted that the OSAP requires the inductor current also 









Based on (2.6), the following model is used to represent the effects of both control 
and disturbance in the output voltage. 
1 1 1 1 1( ) ( ) ( ) ( ) ( ) ( ) ( )o oA z V k z B z u k z C z I k kε− − − − −= + + ,             (3.2) 
where 
1 1 2( ) 1A z az z− − −= − + , 1 1( ) (1 )B z b z− −= + , 1 1( ) ( 1)C z c z− −= − , 
02cos( )sa Tω= , 2 02sin ( / 2)sb Tω= , 0
0
1 sin( )sc TC ωω= , 
0 1/ LCω =  is the angular resonant frequency of the second-order L-C filter and 1z−  
is the backward shift operator. The variable ( )kε  is the unmodeled disturbance 
introduced by measurements and PWM switching. 
By applying 1( 1) ( )o oV k z V k−− = , equation (3.2) can be changed to  
( 1) ( ) ( 1) ( ) ( 1) ( 1) ( )o o o o oV k aV k V k bu k bu k cI k cI k ε+ = − − + + − + − − + . 
Considering the disturbance ε  as white noise, according to [24], the prediction with 
minimum variance is achieved as following.  
ˆ ( 1) ( ) ( 1) ( ) ( 1) ( 1) ( )o o o o oV k aV k V k bu k bu k cI k cI k+ = − − + + − + − −        (3.3) 
The open-loop inverter systems with the two predictors were simulated in 
Matlab/Simulik. The simulation results in Fig. 3.1 and Fig. 3.2 show that the 
prediction error of the proposed predictor is smaller than the one-step-ahead 
prediction in [11] under the same load condition in spite of using one less sensor. 
The reason for this could be the switching noise in inductor current affecting the 









3.2.2 Design of the GMV Controller 
The GMV controller should be designed to minimize some criterion function. 
Because the tracking error is to be minimized, the following criterion function is 
considered at first. 
{ }2( 1) ( 1)o refJ E V k V k⎡ ⎤= + − +⎣ ⎦                       (3.4) 
Here, E  denotes the expectation, and refV  is the reference load voltage. If the 
derivative of J  with respect to control signal be set to zero, then the criterion is 
 
Fig. 3.1 The prediction error of one-step-ahead predictor 
 









minimized. Since the future output )1( +kVo  is not known during interval k , the 
prediction )1(ˆ +kVo in (3.3) is used. Thus, )(ku  needs to be determined to make 
ˆ ( 1) ( 1)o refV k V k+ = +  at kth  interval in order to minimize J .  Therefore, using (3.3) 
and setting ˆ ( 1) ( 1)o refV k V k+ = + , the controller is 
( ) ( 1) ( ) ( 1) ( 1) ( 1) ( )o o o orefbu k V k aV k V k bu k cI k cI k= + − + − − − − − + .       (3.5) 
However, the controller (3.5) is not stable because the pole of (3.5) is on the unit 
circle. Even if the damping of the ESR is considered, the pole of (3.5) is still very 
close to the unit circle. Therefore, (3.5) cannot be applied directly as the controller. 
Therefore, the following criterion is considered instead: 
{ }2 2( 1) ( 1) [ ( ) ( 1)]o refJ E V k V k u k u kη⎡ ⎤= + − + + − −⎣ ⎦             (3.6) 
The value of parameter η  is chosen to strike a compromise between tracking 
accuracy and change in control effort between sampling instants. Intuitively, the 
inclusion of the last term limits the amount of change in control effort from one 
switching cycle to next, thereby providing a much needed damping to the system. 
This is also a common practice in GMV controller design [22-26]. According to [25-
26], this criterion is the same as 
[ ]{ }21 )()()1()1( kuzQkVkVEJ refo −++−+=                  (3.7) 
with )1( 1−−= zQ λ , λ η≠ .  
The criterion in (3.7) allows the determination of the controller in a 









To minimize the criterion in (3.7), the controller should be chosen by 
1 ˆ( ) ( ) ( 1) ( 1)ref oQ z u k V k V k
− = + − + ,                     (3.8) 
where )1(ˆ +kVo  is the predicted value obtained from (3.3). Thus, the controller is 
( ) ( ) ( ) ( 1) ( ) ( 1) ( 1) ( ) ( 1)o o o o refb u k b u k aV k V k cI k cI k V kλ λ+ = − − − + − − − + + +  (3.9) 





+ . To guarantee the stability, λ  should 




− <+ . Thus, λ should be chosen to be greater than zero, 
0λ > .   
3.2.3 Stability Analysis 
With the proposed controller, the closed-loop transfer function of the inverter is: 
TABLE 3.1   











1 1 1 1 1 1
( ) ( ) ( )( 1) ( 1) ( )
( ) ( ) ( ) ( ) ( ) ( )o ref o
B z C z Q zV k V k I k
B z Q z A z B z Q z A z
− − −
− − − − − −+ = + ++ + .   (3.10) 
Therefore, the closed-loop poles are determined by 
1 1 1 3 2 1( ) ( ) ( ) ( ) ( ) ( ) 0B z Q z A z z a z b a z bλ λ λ λ λ λ− − − − − −+ = − + + + − − + + = , 
which is a polynomial of order three. If all the poles are inside the unit circle, the 
closed-loop system is stable. To determine the stable region of λ , the Jury’s stability 
test [27] is performed and the Table 3.1 for stability test is obtained.  
From this table, the following inequalities are obtained for ensuring stability. 
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⎧ + >⎪ +⎪⎪ + − −⎪ >⎨ + +⎪⎪ + − >⎪ + + − −⎪⎩
                  (3.11) 
Since 2 02sin ( / 2) 0sb Tω= >  and 0λ > , following range for parameter λ  is achieved 
for stable operation of the proposed controller.  
0 /b aλ< <                               (3.12) 
3.2.4 Design of λ   
With the proposed GMV controller, the output impedance of the closed-loop 
system is 
1 1 2
1 1 1 3 2
( ) ( ) ( 1)
( ) ( ) ( ) ( ) ( ) ( )
C z Q z c z
B z Q z A z b z b a z a z
λ
λ λ λ λ λ λ
− −
− − −
− −=+ + + − − + + −  .     (3.13) 
For the inverter system with parameters shown in Table 2.1, the poles of controller in 









system with various λ  are shown in Fig. 3.4. According to Fig. 3.3, when 0λ ≈ , the 
controller is almost unstable because the pole of the controller is almost on the unit 
circle in Fig. 3.3. The controller can not be practically applied because any un-
modeled dynamics can make the system unstable. Thus, the stability margin of the 
controller is smaller with a smaller λ , according to (3.9).  
On the other hand, when λ  goes to the upper limit b/a, the closed-loop poles go 
 
Fig. 3.3 Location of the controller pole with different λ values 
 









beyond the unit circle in Fig. 3.4. Thus, the stability margin of the closed-loop 
system is smaller with a greater value of λ . Therefore, λ  should not be too great or 
too small considering the stability requirements of both the controller and the closed-
loop system. 
For the inverter system with parameters shown in Table 2.1, the magnitude plots of 
the output impedance with different λ  values are shown in Fig. 3.5. These may be 
compared with Fig. 2.3 for the open loop system. The plots show that the output 
impedance of the closed-loop inverter is indeed low with the proposed GMV 
controller. Moreover, the impedance is lower with a smaller λ . This could be 
explained by considering the criterion (3.7). When smaller λ  is used, the controller 
is mainly designed to minimize the tracking error. Therefore, the disturbance from 
the load current should be correspondingly reduced. Considering only the output 
impedance, the smallest value of λ ( 0λ ≈ ) may be used to achieve the lowest output 
impedance. However, very small λ  can not be used considering the stability margin 
of the controller as discussed before. 
Since the closed-loop output impedance in Fig. 3.5 is small enough for various λ  
 













λ =                                   (3.14) 
to achieve the compromise of two requirements for stable margin.   
3.2.5 Robustness 
The robustness of the proposed control strategy against parameter mismatches is 
an important issue concerning practical implementation.  Both stability and closed 
loop performance are of interest in evaluating sensitivity to parameter changes. First 
let us consider system stability against parameter variations. 
According to (3.9) and (3.14), the parameters of GMV controller are determined 
only by parameters a, b, and c. From (2.5), all these parameters are determined only 
by angular resonant frequency, 0 1/ LCω = . Thus, the closed-loop poles are 
determined only by 0ω . Therefore, the parameter mismatches of inductor and 
capacitor should have similar effects on the performance of the proposed controller.  
 










The controller is designed based on the nominal design values of L and C; however, 
the actual values of L and C are likely to differ from these nominal values. To study 
the robustness of the system, variance of the filter parameters is applied to the 
closed-loop system. Fig. 3.6 shows the root locus of the closed-loop system when the 
inductor value increases from its nominal value by 0% to 90%. Fig. 3.7 shows the 
 
Fig. 3.7 Root locus with L or C value decreasing by 0% to -90% with the GMV 
controller 
 









root locus when the inductor value decreases by 0% to -90%. The root locus with 
change of capacitor value will be quite similar to that with change of inductor value. 
According to the Fig. 3.7, in theory, the system is stable up to a parameter decrease 
of -60%. In practice, the inductor and capacitor values will not change over such 
large ranges. However, the stable margin for increasing the parameter is only 10%, 
which is really low. In practice, the parameter variance of inductance and 
capacitance could be higher than 10%. Therefore, the robustness of the system is not 
very good for increases in filter component values. Since the stability margin for 
parameter decrease is quite high, a relatively smaller component value than the 
nominal value can be intentionally used for controller design so as to assure the 
stability of the closed-loop control system under parameter variance. This can assure 
increased robustness at the expense of somewhat degraded controller performance.  
Next the effect of parameter variations on closed loop performance will be studied. 
The magnitude plot of the output impedance achieved by the controller using 
inaccurate system parameters can then be used to evaluate the performance of the 
 









system with inaccurate L-C parameters. In practice, inductors and capacitors can be 
produced to have variations less than 10%± . Fig. 3.8 and Fig. 3.9 show the output 
impedance plots when inductance or capacitance values are changed by as much as 
10%± . Even with the parameter variation, the magnitude of output impedance is still 
quite low over the frequency range of interest according to the figures. Moreover, the 
output impedance is far less sensitive for capacitor value variations when compared 
to inductor value variations.  
3.3 Pole-placement Control with Minimum Output Impedance 
Though the proposed GMV controller can achieve very low closed-loop output 
impedance, its robustness is not very good, as discussed earlier, when considering 
the stability margin under L-C parameter variations.  Therefore, it is necessary to 
propose a more robust feedback controller with the same or even lower output 
impedance. 
Since output impedance of the inverter is the source for the tracking error caused 
by load current, in this section a simple digital pole-placement controller that focuses 
directly on reducing the output impedance of inverters by feedback of load current 
was proposed. The proposed control strategy ensures high quality steady-state and 
dynamic responses from the inverter system and high robustness with only the output 
voltage and load current are sensed. 
Since the voltage control of the inverter is a tracking control problem, the 
introduction of reference signal feedforward is necessary [27]. Thus, a polynomial-
design based controller with feedforward compensation and current and voltage 









1 1 1( ) ( ) ( 1) ( ) ( ) ( ) ( )o orefD z u k V k E z V k F z I k
− − −= + + + ,               (3.15) 
where  
1 1
0 1( )D z d d z
− −= + , 1 10 1( )E z e e z− −= + , 1 10 1( )F z f f z− −= + ,  
and refV  is the reference of output voltage. According to basic linear feedback 
control theory [27], the orders of the polynomials 1( )D z− , 1( )E z−  and 1( )F z−  are 
chosen based on the orders of 1( )A z− , 1( )B z−  and 1( )C z− in (3.2). It may be seen 
that the proposed scheme in Fig. 3.10 follows from the plant equation in (2.5) and 
the controller equation in (3.15). Fig. 3.10 also shows the dc link voltage 
feedforward to be introduced in case the input dc voltage, dV , is not constant as 
assumed.  
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To obtain fast dynamic response, the polynomials 1( )D z−  and 1( )E z−  need to be 
designed to place all the poles of the closed-loop system at origin. Moreover, the 
polynomial 1( )F z−  is designed so as to reduce the closed-loop output impedance 
such that the voltage distortion introduced by the load current is reduced to a low 
enough value that can be ignored. In the rest of this section, the method for 
determining the coefficients of the polynomials, 1( )D z− , 1( )E z−  and 1( )F z− , which 
appear in the proposed control scheme will be shown. 
3.3.1 Design of 1( )D z−  and 1( )E z−  




1 1 1 1 1 1 2 3
0 1 2 3
( )( )
( ) ( ) ( ) ( )
p z p zz B zG z
A z D z z B z E z m m z m z m z
− −− −−
− − − − − − − −
+= =− + + + .   (3.17) 
For deadbeat response of the closed-loop system, 1( )D z−  and 1( )E z−  need to be 
designed so as to make 1 0m = , 2 0m =  and 3 0m = . Furthermore, the closed-loop 
system should have unity gain for good steady-state performance. Hence, 
1
1( ) 1zG z
−
= =   
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                        (3.19) 
 With the designed 1( )D z−  and 1( )E z− , the response 1( )oV k  in (3.16) due to 
( 1)refV k +  is given by  
1 2
1( ) ( 1)2o ref
z zV k V k
− −+= +  =  0.5( ( 1) ( ))ref refV k V k− +              (3.20)  
Thus, 1oV  will follow refV  with a slight delay of about half a sampling period. This is 
unlikely to affect the overall system performance in a UPS application with high 
enough switching frequency.  
3.3.2 Design of 1( )F z−  
The first term of (3.16), 1( ) ( 1)refG z V k
− + , is normally nearly equal to the reference 
voltage ( 1)refV k +  due to the tracking nature of the controller. And the second term 
in (3.16) is actually the tracking error introduced by the load current due to the 
output impedance of the inverter. This second term must be very small in order to 
minimize the tracking error including the distortion due to the load current.  
Following the design of 1( )D z−  and 1( )E z− , all poles have now been placed at 
origin. Thus, the transfer function between output voltage and load current in (3.16) 
becomes 
1 1 1 1 1
1 1 2 1
0
( ( ) ( ) ( ) ( ))( ) ( )z B z F z C z D zIM z z pz qz rm









where 1 ( 1)2 2
f c ap a
+= + + , 0 12 2
f f cq a
+= + +  and 02
fr c= − . This transfer function is, in 
fact, the output impedance of the closed loop system. Because 1( )IM z−  is a third 
order polynomial, it is not possible to make it zero by choosing appropriate 1( )F z−  
with only two parameters. If the order of 1( )F z−  is increased, the order of 1( )IM z−  
will also be increased. Therefore, it is impossible to choose any 1( )F z−  to make 
1( )IM z−  equal to zero [27]. Due to this, 1( )F z−  is designed only to reduce 1( )IM z−  
to a low value so that it can be ignored. 
It has been shown in [28] that the major components of load current in a UPS 
inverter are generally below 550Hz. Thus, the distortion of output voltage is caused 
mainly by the output impedance at frequencies below 550Hz. If the closed-loop 
impedance 1( )P z−  has a very low magnitude below 550Hz, the distortion in the 
output voltage caused by load current can be greatly reduced. This can be achieved 
by designing polynomial 1( )F z−  to make 1( )IM z−  behave as a high-pass filter that 
attenuates low-frequency components. The explanation about how this can be 
realized and the parameters 0f  and 1f  chosen are given below.  
By substituting e sj Tz ω=  in (3.21), we have 
2
2( ) e ( e e ) e ( )ss ss s s
j T j T j T j TIM j T p q r IM j Tω ω ω ωω ω− − − −= + + =   
with 
2
2( ) ( e e )s s s
j T j TIM j T p q rω ωω − −= + + .                    (3.22) 
Because the magnitude of e sj Tω−  is always unity, 1( )F z−  needs to be designed to 









At low frequencies when compared to the switching frequency, e sj Tω−  can be 
approximated as follows: 
e 1 ss
j T j Tω ω− ≈ − .  
Using this approximation, it can be shown that  
2 ( ) ( ) (2 ) sIM p q r j p q Tω ω≈ + + − +  





+ + =⎧⎨ + =⎩ . 
Using (3.21) and the condition 0p q r+ + = , it can be shown that 0 1f f= − . Then, 
using the condition 2 0p q+ = , it can be shown that  
0 1 ( 1) /(2 )f f c a c a= − = + + + .                       (3.23)  
With the design of 1( )F z−  based on (3.23), the closed-loop impedance is 
 










1 ( 2 1)( ) 2(2 )
cz z zIM z a
− − −− − − += + .                      (3.24) 
It may be noted that even though we have designed 1( )F z−  so as to make 1( )IM z−  to 
be zero at low frequencies, it will really not be exactly so due to the approximation 
involved with regard to e sj Tω− . 
The magnitude curve of 1( )IM z−  for the inverter with parameters in Table 2.1 is 
shown in Fig. 3.11, which has at least -15dB attenuation for components below 
550Hz. Since the major components of load current are all lower than 550Hz, 
1( )IM z−  would efficiently attenuate the tracking error introduced by load current. It 
will be shown in Sec. 3.3.3 that such a design of 1( )F z−  results in the strongest 
attenuation to components with frequency between 0 and 550Hz. 
3.3.3 Explanation of 1( )F z−  Design in the Time Domain 
The reason why the designed closed loop impedance, 1( )IM z− , is capable of 
rejecting load current disturbances can be also given in the time domain. With the 
design of 1( )F z−  as in (3.23), the second term of (3.16), 1( ) ( )oIM z I k− , becomes 
 
2( ) ( ( 3) 2 ( 2) ( 1))2(2 )
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cV k I k I k I ka
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−= − − − + −+
−= − − − − − − −+
−= ∆ − −∆ −+
,            (3.25) 
where ( 1)oI k∆ −  etc. represent the changes in load current in two successive 
sampling instants. So long as the load current is not changing very fast, it will be 
roughly linear over small durations. Thus, ( ( 2) ( 1))o oI k I k∆ − −∆ −  in (3.25) will be 









voltage due to load disturbance will be typically very small. It was verified by 
simulations that the contribution of 2( )oV k  as estimated by (3.25) to output voltage is 
relatively very small  
compared with reference voltage even when high sampling frequency was not used. 
For example, Fig. 3.12 shows the simulation results with a 5kHz  sampling frequency 
and a nonlinear load drawing a current with a crest factor of three. The simulation 
shows that the tracking error is less than 0.5V as against a reference amplitude of 
100 V. The tracking error reduces to only 0.05V for rated linear load. Even for a 
 
Fig. 3.12 Tracking error minimization with rectifier load (simulation results) 










sudden step change from no load to rated resistive load, the contribution of equation 
(3.25) to tracking error is less than 4.2V. Thus, with the choice of 1( )F z−  as in (3.23), 
the distortion introduced by load current can be greatly reduced.  
3.3.4 Verification of 1( )F z−  Design 
 It will be verified in this part that the choice of 1( )F z−  proposed in Sec. 3.3.2 
results in a design capable of optimally attenuating the load current disturbance. In 







−= ∑  
Here, only the frequency range (0-550Hz) is considered. Hence, N  can be 
considered as an index for the attenuating ability of the design for the expected load 
current. Smaller N  indicates a stronger attenuating ability of 1( )P z− . A program was 
then written to search for the values of 0f  and 1f  which would minimize this 
attenuation index. The plot of N  with different 0f  and 1f  values is shown in Fig. 
3.13. It was shown that the smallest N  is achieved when 0 1 4.9037f f= − =  for the 
inverter with parameters in Table 2.1. The same values of 0f  and 1f  are obtained by 
using the design formula (3.23).  
The search for the optimal 0f  and 1f  values was repeated using different 
parameters for the inverter. It was confirmed in each of these cases that the optimal 
values of 0f  and 1f  are always the same as given by (3.23). Thus, it has been 











3.3.5 A Simplified Expression for the Closed-loop Impedance 
A simplified expression can be obtained from (3.24) for the closed-loop impedance, 
1( )IM z− . This simplified expression can be useful in the design of the inverter system.  
At low frequencies, the earlier approximated e sj Tω−  is as follows:  
e 1 ss
j T j Tω ω− ≈ −  
This would result in ( ) 0IM ω =  as per our design. By including one more term in the 
approximation for e sj Tω− , the low frequency performance of the system can be 





sj T j Tj Tω ωω− −≈ − +  in (3.22) and ignoring 
higher order terms other than the lowest, we get  
2 2
2 ( ) 2(2 )s s
cIM j T T
a
ω ω≈ +  
 









Since the magnitude of e sj Tω−  is always unity, the magnitude of output impedance 
can be approximated as 
2 2
2( ) ( ) 2(2 )s s s
cIM j T IM j T T
a
ω ω ω= ≈ +  
By substituting 02cos( )sa Tω=  and 0
0
1 sin( )sc TC ωω=  and using approximations 
0cos( ) 1sTω ≈  and 0 0sin( )s sT Tω ω≈ , we can obtain 
3 3
2 2 2
0( ) 8 8
s s
s
T TIM j T L
C
ω ω ω ω≈ =                         (3.26) 
As shown in Fig. 3.14, the simplified and approximate expression for output 
impedance (3.26) is quite accurate at low frequencies below 1000 Hz. Equation 
(3.26) indicates to the designer how the switching frequency and the L-C filter 
component values affect the output impedance. By changing the filter capacitance 
and/or switching frequency values, the impedance curve can be shifted up or down. 
Given the L-C parameters, the switching period must be chosen small enough for the 
 









output impedance level to be low.   
3.3.6 Robustness 
First let us consider the system stability against parameter variations. With the 
proposed control strategy, the closed-loop poles are determined by the following 
characteristic equation obtained from (3.17). 
3 2
0 1 0 0 0 1 1 0 1 1( ) ( ) ( ) 0d z d ad be z d ad be be z d be+ − − + − − − + − =         (3.27) 
From (2.5) and (3.19), all the values of 0 1 0 1, , , , ,a b d d e e  are determined only by the 
angular resonant frequency, 0 1/ LCω = . Thus, the closed-loop poles are determined 
only by 0ω . Therefore, the parameter mismatches of inductor and capacitor should 
have similar effects on the performance of the proposed controller.  
Fig. 3.15 shows the root locus of the closed-loop system when the inductor value 
increases from its nominal value by 0% to 90%. Fig. 3.16 shows the root locus when 
the inductor value decreases by 0% to -90%. The root locus with change of capacitor 
value will be quite similar to that with change of inductor value. According to the 
figures, in theory, the system is stable up to parameter increase of 70% and a 
parameter decrease of -80%. In practice, the inductor and capacitor values will not 
change over such large ranges.  
Next the effect of parameter variations on closed loop performance will be studied. 
In general, from (3.17) and the assumed expressions for the controller polynomials, 
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If inaccurate L-C parameters had been used in the design, the system parameters a, b 
and c will be based on actual L and C value, while the controller parameters 0d , 1d , 
0e , 1e , 0f  and 1f  would have been obtained based on the inaccurate L and C 
parameters. The magnitude plot of output impedance in (3.28) can then be used to 
 
 













evaluate the performance of inverters with inaccurate L-C parameters. 
Fig. 3.17 and Fig. 3.18 show the output impedance plots when inductance or 
capacitance values are changed by as much as 35%± . In general, the output 
impedance is far less sensitive for capacitor variations when compared to inductor 
variations. It may be observed that the range of variation considered in Fig. 3.17 and 
Fig. 3.18, 35%± , is rather large. In practice, inductors and capacitors can be 
produced to have variations less than 10%± . Even with the assumed large range of 
parameter variation, the magnitude of output impedance is still quite low over the 
 
Fig. 3.17 Output impedance with inaccurate L with the pole-placement controller 
 









frequency range of interest. 
3.4 Comparison of Feedback Control Methods 
3.4.1 Benchmark Controller 
For comparison purposes, experiments and simulations were also carried out with 
the cascade digital controller proposed in [5], which is a popular high-performance 
controller in industry. The structure of this benchmark controller is shown in Fig. 
3.19. The scheme consists of two control loops, with the control objective of inner 
loop being the inductor current, while that of the outer loop being the output voltage. 
The parameters vK  and cK  are designed to obtain deadbeat responses of voltage loop 
and current loop, respectively. From stability considerations, the sampling frequency 
of the inner loop is kept double that of the sampling frequency of the outer loop. It 
must also be pointed out that the benchmark scheme requires sensing of three 
variables, output voltage, load current and inductor current, unlike the proposed 
scheme, which does not require the inductor current to be sensed. The benchmark 
controller was designed according to the parameters of filter inductance, filter 
capacitance, inductor resistance and capacitor resistance of the inverter system in 
Table 2.1 and obtained values of 0.1526vK =  and 3.9139cK =  for the controller 
 









parameters. More details of the design and implementation of the cascade controller 
can be found in the Appendix F. 
3.4.2 Output Impedance 
The theoretical magnitude curves of output impedance with the cascade controller, 
the GMV controller and the pole-placement controller are shown in Fig. 3.20. The 
two proposed feedback control methods: the GMV controller and the pole-placement 
controller can achieve much lower output impedance compared with the cascade 
control method. Moreover, the proposed pole-placement controller can achieve a 
slightly lower output impedance than the proposed GMV controller.   
3.4.3 Simulation and Experimental Results 
The simulation and experimental verifications of the proposed two digital control 
schemes were carried out on a PWM inverter with specifications shown in Table 2.1. 
For comparison purposes, the simulation and experiments of the benchmark cascade 
controller were also carried out and are also presented here.   
 
Fig. 3.20 Magnitude curves of output impedance with the GMV controller, the pole-placement 









A. Simulation Results 
Simulations of the control schemes were carried out in Matlab/Simulink 6.5. The 
simulation results of steady-state operation of the UPS inverter with the proposed 
digital controllers and the benchmark system under different loads are summarized in 
Table 3.2. Compared to the benchmark system, both the proposed digital controllers 
achieved lower THDs with the two different kinds of loads. Especially significant is 
the better performance obtained with nonlinear load. The error in the peak voltage 
value is also smaller with the proposed controllers when compared with the 
benchmark scheme. These results show that the proposed digital controllers can 
achieve low THDs and accurate voltage tracking in steady-state operation. 
The dynamic response when the load is changed from no load to rated resistive 
load 10Ω  in a step fashion is shown in Fig. 3.21 (GMV controller), Fig. 3.22 (pole-
placement controller) and Fig. 3.23 (cascade controller). As expected, very fast 
dynamic response is obtained with the two proposed controllers. Compared with the 
benchmark system, the both the proposed controllers have a much superior dynamic 
response.  
TABLE 3.2   
COMPARISON OF STEADY-STATE PERFORMANCE OF THE FEEDBACK CONTROL METHODS 
(SIMULATION) 





















In Figs. 3.21-3.23, it may be noted there are still tracking errors in steady-state 
with all the controllers. The steady-state tracking error of the pole-placement 
controller is even higher than that of the GMV controller around the point where 
output voltage crosses zero. This is mainly due to the half sampling cycle phase shift 
in (3.20) when the pole-placement control is applied. 
 
Fig. 3.21 Simulation results of dynamic performance with the GMV controller 
 
Fig. 3.22 Simulation results of dynamic performance with the pole-placement controller 
 









The robustness of the GMV controller and the pole-placement controller is also 
verified in simulation. The inductance or capacitance value is changed by -90% to 
+100% of the original value. Firstly, when the inverter has no load, the simulations 
showed that the range of inductance or capacitance variance for maintaining stability 
matches the analysis in Section 3.2.5 and Section 3.3.6.  
When the rated resistive load is connected, it was also found that the GMV 
controller is stable when inductance or capacitance has variations between -50% and 
+100%. For the pole-placement controller, the component variation range for 
 
Fig. 3.24 Simulation results of -50% inductance with the GMV controller 
 










maintaining stability is from -80% to +100%. Thus, the stability range for  
inductance/capacitance variations is increased compared to the case without load.  
Fig. 3.24 shows the output voltage and load current with the GMV controller when 
 
Fig. 3.26 Experimental steady-state waveforms with the GMV controller under rated resistive load  
Channel 1: Output Voltage: 50V/div, 4ms/div; Channel 2: Load Current: 5A/div, 4ms/div 
 
Fig. 3.27 Experimental steady-state waveforms with the pole-placement controller under rated 
resistive load  
Channel 1: Output Voltage: 50V/div, 4ms/div; Channel 2: Load Current: 5A/div, 4ms/div 
 
Fig. 3.28 Experimental steady-state waveforms with the benchmark controller under rated resistive 
load  









inductance with only 50% of the original value was used.  Fig. 3.25 shows the output 
voltage and load current with the pole-placement controller when an inductance with 
only 20% of the original value was used.  In waveforms of both these cases, the 
system resonance is obvious and is due to the marginally stable operation owing to 
the large inductor variation.  
B. Experimental Results 
The proposed controller and the benchmark cascade controller have both been 
implemented on a dSPACE DSP system (DS1104), which uses floating processor 
MPC8240 as the main processor, and a TMS320F240 motion control DSP, as a 
converter interface. More details of the DS1104 system can be found in Appendix A.  
Figs. 3.26-3.28 show the experimental steady-state output voltage and load current 
waveforms of the inverter with the proposed controllers and the benchmark 
controller under rated resistive load. The results show that all three controllers can 
achieve high quality output voltage waveform with a linear load. The THDs of the 
output voltages in Figs. 3.26-3.28 were 1.322%, 1.295% and 1.313%, respectively, 
for the GMV controller, pole-placement controller and the benchmark controller.  It 
was also found that the output voltage was well regulated with the proposed 
controllers. The fundamental peak value of the output voltage is 99.81V and 99.49V 
respectively for the GMV controller and the pole-placement controller. However, the 
benchmark controller failed to achieve satisfactory regulation of the voltage. The 
fundamental peak value of the output voltage was found to be 89.35V, which 
matches well with simulation result of 89.98V shown in Table 3.1.  









system with the proposed controllers with those of the benchmark system for a 
nonlinear rectifier load. The measured THD was 1.84% for the GMV controller and 
1.67% for the pole-placement controller while it was a significantly higher 4.81% for 
 
Fig. 3.29 Experimental steady-state waveforms with the GMV controller under rectifier load 
Channel 1: Output Voltage: 50V/div, 2ms/div; Channel 2: Load Current: 5A/div, 2ms/div 
 
Fig. 3.30 Experimental steady-state waveforms with the pole-placement controller under 
rectifier load 
Channel 1: Output Voltage: 50V/div, 2ms/div; Channel 2: Load Current: 5A/div, 2ms/div 
 
Fig. 3.31 Experimental steady-state waveforms with the benchmark controller under rectifier 
load 










the cascade controller. Figs. 3. 29-3.31 clearly show that better quality output voltage 
waveform can be obtained with the proposed controllers than with the benchmark 
controller under nonlinear load condition which is an important operating condition 
for modern UPS inverters.  
Figs. 3.32-3.34 show the output voltage and load current waveforms for a step 
change in load from no load to rated resistive load with the proposed controllers and 
the benchmark system. The measured peak tracking error during step change of load 
is 10.2V for pole-placement controller, 12.3V for GMV controller and 18.2V for the  
cascade controller. Again, compared with the benchmark system, the proposed 
controllers have a much better dynamic response. 
The proposed controllers are very simple to implement practically. A total 
sampling and calculation time 7.23 sµ , 7.25 sµ  and 6.92 sµ  were found to be needed for 
the GMV controller, the pole-placement controller and the benchmark cascade 
controller respectively. Thus, it may be concluded that the control complexity of the 
proposed schemes are comparable to that of the cascade control. 
The experimental results clearly show that the proposed digital controllers are 
capable of achieving excellent steady-state and dynamic performances. The 
performance is also significantly superior when compared to the benchmark 
controller. 
3.5 Chapter Conclusions 
In this chapter, two new instantaneous feedback control methods with only output 
voltage and load current sensing were proposed for UPS inverters. The costs of the 










Fig. 3.32 Experimental dynamic performance with the GMV controller with a step change in 
load from no-load to full resistive load 
Channel 1: Output Voltage: 50V/div, 2ms/div; Channel 2: Load Current: 5A/div, 2ms/div 
 
Fig. 3.33 Experimental dynamic performance with the pole-placement controller with a step 
change in load from no-load to full resistive load 
Channel 1: Output Voltage: 50V/div, 2ms/div; Channel 2: Load Current: 5A/div, 2ms/div 
 
Fig. 3.34 Experimental dynamic performance with the benchmark controller with a step change 
in load from no-load to full resistive load 










simplified by choosing the load current as a feedback variable over other variables, 
such as the capacitor/inductor current. 
Output impedance is the cause of tracking error caused by load current. It can be 
reduced by design of inverters or by using control methods. The closed-loop output 
impedance is an index to predict the performance of the controller. 
 Based on minimum variance prediction of output voltage, the GMV controller was 
applied to UPS inverters and stability and robustness analyses were presented. It was 
shown that the GMV controller can achieve very low output impedance and 
excellent steady-state and dynamic performance. While the GMV controller’s 
performance was excellent, its robustness for increase in filter component values was 
not very good. Though this could be mitigated by designing the controller with lower 
than nominal filter component values, an alternative feedback control method with 
greater inherent robustness was also sought. 
The main focus of the next control method proposed was on reducing the output 
impedance of inverters directly by a feedback of load current. In this method, to 
achieve fast dynamic response, all the closed-loop poles are placed at origin. To 
minimize the tracking error caused by load current, an optimal design of parameters 
of the controller for the load current feedback was presented. The proposed control 
strategy was shown to be capable of achieving high quality dynamic and steady-state 
responses with high robustness.  
Both proposed control methods can achieve better performance than the 
benchmark controller. The pole-placement controller has higher robustness than the 











The model based feedback control methods: GMV controller and pole-placement 
controller are presented for UPS inverters in Chapter 3. It was shown that both 
control methods can achieve very low closed-loop output impedance, good steady-
state and transient performance under linear and nonlinear loads. Among the two 
methods, pole-placement control is superior because of its high degree of robustness. 
However, the performance of these controllers will somehow deteriorate with the 
inaccurate parameters because they are anyway model based control methods as 
discussed in Section 3.2.5 and Section 3.3.6.  
Learning controllers are often pictured as a close representation of the human 
control system and thus would possess human like properties. A learning controller 
is a control system that comprises a function approximator of which the input-output 
mapping is adapted during control, in such way that a desired behavior of the control 
system is obtained [31]. With this definition, adaptive controller, iterative learning 
controller (ILC) and on-line learning neural controller are all learning controllers.  
In UPS systems, the load current is under steady state AC and hence cyclically 
fluctuating. Applying learning control to this type of system has certain advantages 
and hence, learning control methods, such as repetitive controllers (RC) and ANN 
controllers have been applied to UPS inverters as presented in Chapter 2.  
Chapter 4 









Typically, with stand-alone learning control, UPS inverters can achieve very good 
steady-state performance while sacrificing the transient performance a little. In 
applications where steady-state performance is more important, this is good. 
Moreover, learning control is often combined with a fast-response instantaneous 
feedback controller in order to improve the dynamic performance also.      
Also, typically, learning control will use only an output voltage sensor and will not 
require wide-bandwidth sensors for sensing other variables such as 
inductor/capacitor current.  For some learning controllers, even load current 
measurement is not needed for control purposes, which provides the potential to 
reduce cost. Even if load current is normally sensed for protection purposes in a 
system with a learning controller, the current sensor need not be a fast, wide 
bandwidth type. For example, protection could also be implemented by inexpensive 
hardware schemes using sensor resistor to measure load current, though the 
measurement from sensor resistor is generally not good enough for control purposes. 
Furthermore, learning controllers are inherently robust and do not require a very 
accurate system model.  
 From this point of view, learning control could offer a better solution to control of 
UPS inverters than instantaneous feedback controllers.  
Because of the advantages of learning control methods mentioned before, the 
application of two types of learning control methods for UPS inverters: iterative 
learning control methods and linear neural controllers, were investigated, which are 
presented respectively in this chapter and Chapter 5.  









then adjusts the command in the next run. It is assumed that between each run, the 
system is returned to the same initial condition. As in RC, both the command and 
disturbance are periodic in ILC.  However, there is no resetting of initial conditions 
between successive periods [32]. Compared with RC, ILC methods are easier to 
understand while achieving similar performance. Hence, a few ILC based methods 
for UPS inverters are investigated and presented in this chapter with the objective to 
achieve better performance than the feedback control methods presented Chapter 3. 
Three iterative learning control schemes: direct ILC, hybrid ILC and ILC with 
inductor voltage compensation for UPS inverters are presented in Section 4.3, 
Section 4.4 and Section 4.7 respectively. In all the ILC based methods, due to the 
poor dynamics of the system owing to the presence of the L-C circuit, a zero-phase 
filter designed in frequency domain is applied to compensate the resonant peak so as 
to ensure error convergence. Furthermore, a ‘forgetting factor’ is introduced in both 
control algorithms to increase the robustness of the scheme against measurement 
noise, initialization error and/or variation of system dynamics due to parameter drift.  
In the direct ILC method, the ILC is directly combined with the feedforward of the 
reference. The bulk of the control effort is due to the feedforward with the ILC 
accounting for load current effects (both linear and nonlinear) and other repetitive 
disturbances, such as time delay. Though excellent steady-state performance is 
achieved, the dynamic response of direct ILC, as expected, is not very good. In the 
hybrid ILC method, the ILC is parallel with a PD controller in order to improve 
dynamic response. In both ILC methods, only the output voltage is sensed. 
Lastly, in ILC method with inductor voltage compensation, the dynamic 









drop based on load current.  
The experimental results show that both the proposed controllers can achieve very 
low total harmonic distortion and fast error convergence under different loads. The 
proposed direct ILC is an effective simple solution for UPS products where high-
quality steady-state output voltage is more important than fast dynamic response. 
The hybrid ILC methods are more complex requiring a greater computing effect, but 
they can deliver a more improved dynamic response than the direct ILC while 
maintaining excellent steady-state performance. 
In Section 4.2, a brief introduction and review of iterative learning control method 
is presented. Based on the introduction, the details of the proposed direct ILC control 
methods, such as the design of filters and learning gain are presented in Section 4.3. 
The hybrid ILC method is presented in Section 4.4 with frequency domain analysis 
similar to that of direct ILC. In Section 4.5 and Section 4.6, the design details and the 
experimental results of the direct ILC and hybrid ILC methods are presented and 
compared. The ILC with inductor voltage compensation and its experimental results 
are presented in Section 4.7. The chapter conclusions are presented in Section 4.8 
4.2 A Brief Overview of ILC 
Iterative learning control is one kind of intelligent control that iteratively adjusts 
the control command as the control task is repeated, with the aim of converging to 
zero-tracking error. It is very suitable to be applied to systems that operate under the 
same finite-time tracking command repeatedly such as motor drivers and robotics.  
It is assumed that between each run, the system is returned to the same initial 









repetition, and then adjust the command in the next run to reduce the tracking error. 
The idea of ILC may be summarized as: use the control information of the preceding 
trial during the last cycle of operation to improve the control performance of the 
present trial in the present cycle [34][35].  
These iterative methods aim to accomplish this with little knowledge of system.  
Generally, only the output variable of the system needs to be sensed for the ILC to be  
applied.  
  Let there be a single-input single-output system with transfer function ( )P z  with all 
the following features.  
F1) The desired output is repeated in each iteration.  
F2) The system starts with the same initial condition in each iteration. 
F3) The system dynamics is invariant. 
F4) The measurement noise of the output is small. 
The ILC could then be used to eliminate tracking errors that are caused by periodic 
disturbances. A general simple learning update rule as following is considered.  
1( ) ( ) ( ) ( )i iiu z u z z e zγ+ = + Φ ,                        (4.1) 
where ( )iu z  is the z-transform of the command given to the system at repetition i , γ  
is the learning gain, ( )zΦ  is the designed controller transfer function, and ( )ie z  is the 
z-transform of the tracking error at repetition i .  
 With the features of the plant assumed above and (4.1), it can be shown that 
1( ) (1 ( ) ( )) ( )iie z z P z e zγ+ = − Φ                         (4.2) 









next repetition is 
(1 ( ) ( ))z P zγ− Φ .        
By setting e sj Tz ω= , where sT  is sampling interval, the steady-state frequency 
response can be obtained. Thus, the amplitude of the steady-state frequency 
component of the error ( )sie j Tω  at frequency ω  satisfies 
1( ) 1 ( ) ( ) ( )s s s siie j T j T P j T e j Tω γ ω ω ω+ = − Φ                  (4.3) 
The error component at a particular frequency will decay over successive repetitions 
if  
1 ( ) ( ) 1s sj T P j Tγ ω ω− Φ <                           (4.4) 
If inequality (4.4) is satisfied for all ω  then monotonic decay of the tracking error to 
zero will take place and stable operation will be achieved. Moreover, the magnitude 
of the left hand side quantity in (4.4) at a frequency ω  is the decay factor of the 
tracking error at that frequency.  
According to the error decay requirement in (4.4), for stable operation, a transfer 
function  ( )zΦ  needs to be designed and also the value of parameter γ  needs to be 
selected so as to ensure that the locus of vector ( ) ( )s sj T P j Tγ ω ωΦ  does not exceed 
the unity circle centered at 1 as ω  is increased from 0 to Nyquist frequency.    
ILC has been very successfully applied to high-performance control of robotics 
[32] and motors [33] in industry. Due to the repetitive nature of reference voltage 
and the load disturbance, ILC is a good alternative candidate to the conventional 









When ILC is directly applied to an inverter, only one sensor is needed if the dc 
input voltage is constant. An additional sensor may be needed if the input voltage 
varies over a wide range. High quality output with very low distortion can be 
achieved in this scheme at low cost. Although it is impossible for ILC to achieve 
sub-cycle response, a settling time of several fundamental periods is acceptable in 
many applications. Furthermore, as will be done in this research, other kinds of ‘fast’ 
controllers could be adopted in parallel with ILC for improved dynamic response 
without requirement for any additional sensor.  
4.3 Direct ILC Scheme for UPS Inverters 
In this part, the direct ILC is presented for UPS inverters. In the direct ILC, the 
ILC method is used together with feedforward of reference to control inverters. 
Firstly, the model for developing ILC control methods is presented in Section 4.2.2. 
Then, the design guidelines of filters, phase shift compensation, learning gain and 
forgetting factor are presented based on analysis in frequency domain. 
4.3.1 Dynamic Model of Single-phase Inverter 
The model of UPS inverters shown in (2.4) is  
2
2 2
1 ( )( ) ( ) ( )
( ) 1 ( ) 1
( ) ( ) ( ) ( )




r Cs r CLs L r r C s rV s u s I s
LCs C r r s LCs C r r s
P s u s Z s I s
+ + + += −+ + + + + +
= +
           (4.5) 
where ( )P s  and ( )Z s  represent the effects of the filter average input voltage u  and 
the load current oI , respectively, on the output voltage. In UPS applications, the 
control objective is to keep the output voltage waveform the same as the given 









average filter input voltage u . Due to this, the modeling approach taken here is to 
treat the load current ( )o sI  in (4.5) as disturbance to the system.  
  In steady state, the second term of (4.5) is repetitive, since the load current is 
repetitive. By considering, as suggested above, the effect of load current ( ) ( )oZ s I s  
as external disturbance di, the model of UPS inverters is 
( ) ( ) ( ) ( )oV s P s u s di s= + ,                          (4.6) 
where  
2
1( )( ) ( ) ( ) 1
o C
L C
r CsV sP s u s LCs C r r s
+= = + + +                      (4.7) 
is the output-to-control transfer function of the inverter system.  
According to (4.7), without consideration of the inductor and capacitor resistance 
(i.e. neglecting the parasitic resistances Lr  and Cr ), the damping ratio of the L-C 
filter would be zero and an infinite peak would appear in its magnitude-frequency 
characteristic at the resonant frequency. This would make it difficult to design the 
ILC to satisfy (4.4). Fortunately, however, in practice, the damping ratio will not be 
zero due to the presence of switch losses as well as other parasitic losses in the L-C 
filter. Though the real resonant peak of L-C filter can be still high, it will not be 
infinite in practice, and this makes the design of a stable ILC possible.   
4.3.2 Proposed Direct ILC for Inverters 
In [36], an analysis of robustness and convergence of the so called Proportion-type 
ILC (P-Type ILC) with a ‘forgetting factor’ is given. It is found that the introduction 
of the forgetting factor α  increases the robustness of the P-type ILC against noise, 









Although the P-type ILC with an added forgetting factor cannot make the tracking 
error converge to zero, the tracking error is still kept within a certain bound, which is 
small enough for industrial applications.  
In a practical UPS inverter, the plant may not strictly have the last three features 
required for ensuring error convergence with ILC mentioned earlier because of the 
appearance of switching noise and parameter variations. For example, the practical 
system may not start with exactly the same initial condition for each iteration due to 
the switching of the devices which is not synchronized in general to the output ac 
waveform. Therefore, a robust ILC with forgetting factor is likely to be more suitable 
in this case.  Although this introduction of forgetting factor only ensures that the 
tracking errors are within a certain bound, the tracking can be made to be still good 
because the forgetting factor α  needed is generally very small.  
In the proposed direct ILC for the single-phase UPS inverter shown in Fig. 4.1, all 
iterative disturbances that cause voltage deviation in the output voltage, such as load 
current (linear and nonlinear loads) and dead-time effect in the inverter switches, are 
summarized as di  in the figure. Thus, the model of inverters is  
( ) ( ) ( ) ( )oV z P z u z di z= + . 
Because the system is open-loop stable, the feedforward reference signal refV  is 
 
 









combined with a robust P-type ILC with forgetting factor to form the command 
signal.  The major component of control effort is the feedforward reference signal, 
while the ILC is used to reduce the tracking error caused by the iterative disturbance 
di . 
With the forgetting factor included, the learning law of the ILC is  
1( ) (1 ) ( ) ( ) ( )i iiu z u z z e zα γ+ = − + Φ                       (4.8) 
where ( )iu z  is the z-transform of the compensation signal added to the tracking 
reference, refV ,  at repetition i , γ  is the learning gain, ( )zΦ  is the designed transfer 
function, α  is the forgetting factor, and ( )ie z  is the z-transform of the tracking error 
at repetition i .  
The design of the proposed ILC consists of developing a procedure to determine 
the parameters γ , α  and the transfer function ( )zΦ  in (4.8). There are two 
requirements for the design. Firstly, a good ILC must be stable. From (4.8) and using 
the system block diagram, it can be shown that  
1 1( ) (1 ( ) ( )) ( ) ( ) ( )i i ie z z P z e z P z u zγ α− −= − Φ +                   (4.9) 
Because the forgetting factor α  is generally very small, the error decay requirement 
in (4.4) can still be used to design the controller. Maintaining stability is difficult due 
to the resonant peak in the magnitude characteristics of the inverter, and the phase 
lag of inverter goes beyond 90 degrees rapidly around this resonant frequency (see 
Fig. 4.2). 
 Another requirement in the design of ILC is that the speed of error decay should 









made as small as possible. Ideally, this can be achieved by setting  
( ) ( ) 1s sj T P j Tγ ω ωΦ =  
for all frequencies from 0 to Nyquist frequency. Though this can be done in theory, it 
is not practical mainly because it is impossible to obtain the accurate magnitude-
frequency characteristics for the inverter from zero to the Nyquist frequency. One 
reason for this is the possible drifts of parameters in the system. In particular, the 
high-frequency response near and above resonant frequency will show large 
variations due to parameter inaccuracies and drifts while the low frequency 
characteristics is likely to be more predictable. Therefore, a noncausal, zero-phase, 
low-pass filter is used as part of ( )zΦ  to cut-off the learning below the resonant 
frequency of L-C filter. This would ensure that the high peak of the resonant 
response does not result in unstable operation of ILC and would also reduce the 
effect of parameter variations and parasitic components on the performance.  
4.3.3 Design of ( )zΦ  
The core of the ILC is the transfer function ( )zΦ , which is made to consist of two 
parts: a noncausal zero-phase low-pass filter and a time advance unit. Thus, 
( ) ( ) vzeroz F z zΦ =            
where ( )zeroF z  is the zero-phase low-pass filter to cut off learning at around resonant 
frequency, and  vz  is the time advance unit. The latter unit advances control effort by 
v  sampling intervals in subsequent iterative period, to compensate for the phase lag 
of inverter system ( )P z . Due to the time-delay of a fundamental cycle introduced 









advance unit.  
The following is the procedure adopted to design ( )zeroF z . 
1) According to the magnitude-frequency characteristics of the inverter (4.8), 
design a low-order causal FIR notch filter ( )zeroH z with all the coefficients 
normalized to one and notch point a little higher than resonant frequency of the L-C 
filter. MATLAB and other similar tools could be used for this design.   
2) The zero-phase noncausal filter can then be constructed as 
1
1( ) ( ) ( )zero zeroF z H z H z
−= [37]. The constructed filter has a V-shape magnitude 
characteristic, with the gain remaining fairly close to unity up to around the notch 
frequency, then falling off abruptly with a very high descending rate. Thus, the filter 
is suitable for canceling the effect of the resonant peak of the inverter. However, the 
high-frequency attenuation ability of the zero-phase filter 1( )F z  is not so good, 
especially for frequencies between the first notch point and the second. Therefore, 
 









another filter 2 ( )F z  should be used to attenuate the high frequency components. 
Accordingly, another zero-phase filter 2 ( )F z  is designed, following a similar design 
method, with a higher cut-off frequency compared to 1( )F z  to attenuate high-
frequency components. 
3) The required ( )zeroF z  is then taken as 1 2( ) ( ) ( )zeroF z F z F z= . 
Next, the value of v  in the time advance unit vz  is determined by the phase 
characteristics of ( )P z . Because the inverter phase lag goes beyond 90 degree 
rapidly around resonant frequency as shown in Fig. 4.2, the locus of vector 
( ) ( )s sj T P j Tγ ω ωΦ  would exceed the bounds of the unit circle centered at ‘1’ around 
resonant frequency without this time advance compensation. Hence, vz  is selected to 
compensate the phase lag of ( )P z  and make the phase shift of ( ) ( )s sj T P j Tγ ω ωΦ  
less than 90 degrees before the cut-off frequency of ( )zeroF z . As shown in Fig. 4.2, 
the phase shift of ( ) ( )s sj T P j Tγ ω ωΦ  may be large at higher frequencies with this 
phase compensation. However, at these frequencies, the zero-phase filter causes the 
attenuation of ( ) ( )s sj T P j Tγ ω ωΦ  to be below -30db. Due to this, the larger phase 
shift at higher frequencies has no effect on the stability of the control system.   
4.3.4 Effect of Learning Gain γ  
As discussed earlier, the speed of error decay is determined by the error decay 
factor 1 ( ) ( )s sj T P j Tγ ω ω− Φ . Therefore, in the direct ILC method, the learning gain 
is designed to make the error decay factor 1 ( ) ( )s sj T P j Tγ ω ω− Φ  as small as possible 
especially at low frequencies. It may be noticed from Fig. 4.2 that at low frequencies 









in general equal to A, and the magnitude of ( )j Te ωΦ  is close to unity. By choosing 
learning gain, γ ,  to be equal to 1/ A , the error decay factor will be very close to 
zero up to the filter cut-off frequency, beyond which the ILC is not effective 
anyhow. For the direct ILC case, the magnitude of ( )zP  (that is, magnitude of A) is 
unity as may be seen from Fig. 4.2. Hence, if γ  is selected to be a constant close to 
unity, very fast error decay can be expected for frequencies up to almost the filter 
cut-off frequency. The exact value of γ  for achieving fast error convergence can be 
selected based on experimental testing. As would be expected, it was found through 
experiments that both too large and too small values of γ  cause slow convergence of 
tracking error. 
4.3.5 Effect of Forgetting Factor α  
To achieve error convergence with the proposed controller, there are some 
requirements for the plant (assumptions F1~F4 in Section 4.2) to be met. In fact, the 
derivation of the error convergence equation (4.4) has been carried out based on 
these assumptions. However, in practice, a UPS inverter will not meet all of these 
requirements. For example, due to switching, the measurement noise of UPS 
inverters is generally not negligible. Also, the system initial conditions are not 
exactly the same in each iteration as mentioned earlier. In order to overcome the 
restrictions on the system model imposed by these requirements, a forgetting factor, 
α , has been introduced in the present scheme. The aim is to increase the robustness 
of the controller against initialization error, variations in system dynamics and 
measurement noise. The introduction of such a forgetting factor is common in 
learning control, for example in an iterative learning control method [36] and in 









without the forgetting factor. Though the tracking error will no longer be zero even 
ideally, it can be still kept low as the α  value needed is generally very small.  
The chosen α  should not be very small so as to avoid unstable operation. The 
lower limit is determined by the practical setup of the inverter, such as the noise 
level of measurement. Also a higher learning gain would generally require a higher 
forgetting factor to be used. A large value of α , however, will cause high steady-
state tracking error as shown in following analytically derived equation (4.10) for 
steady-state tracking error with the  proposed controller. The detailed derivation is 
presented in Appendix G. 
(1 ( ))( ) ( ) ( )
( ) ( ) ( ) ( )
s
ref
s s s s
k k
P j Te k di V
j T P j T j T P j T
α ωα
α γ ω ω α γ ω ω
−= ++ Φ + Φ       (4.10) 
Because generally α  is much smaller than the term ( ) ( )s sj T P j Tγ ω ωΦ , the tracking 
error in (4.10) will be approximately proportional to the forgetting factor α . 
Therefore, for a high-performance UPS inverter, the forgetting factor should be kept 
small, say less than 0.05, in order to keep the tracking error low.  
Thus, a compromise is needed between robustness and tracking performance of 
the ILC in choosing α . For a high-performance UPS inverter, the forgetting factor 
should be kept at a small value, say less than 0.05. The lower limit of α  is 
determined by the practical setup of the inverter, such as the noise level of 
measurement. Generally, it was found in our experiments, that the system stability 
was lost when α  was less than 0.005.  
4.3.6 Design of L-C Filter 









resonant frequency of the L-C filter. The proposed ILC will not be effective in 
reducing any error component occurring in the output at a higher frequency, because 
the error decay factor 1 ( ) ( )s sj T P j Tγ ω ω− Φ  at these higher frequencies is close to 
unity. This should be considered when designing the L-C filter for the UPS inverter 
and not keep the resonant frequency too low.  If the filter is designed with a low 
resonant frequency, the errors even for low frequency components may not converge 
to zero with the proposed ILC. This is likely to result in high THD of the output 
voltage. Most tracking error comes from nonlinear loads, and the frequency of the 
major component of a typical nonlinear load current is below 550 Hz [28].  Thus the 
major component of tracking error can also be taken to be below 550 Hz. Therefore, 
the resonant frequency of L-C filter was designed to be 704 Hz in this work which is 
higher than 550 Hz. This frequency of 704 Hz is also adequate to filter the switching 
frequency component around 10 kHz from the output 50 Hz waveform. 
4.4 Hybrid ILC Scheme for UPS Inverters 
The direct ILC scheme proposed in Section 4.3 can achieve excellent steady-state 
performance with very low steady-state error. However, the direct ILC does not 
achieve a good dynamic performance under non-periodic disturbances, such as 
sudden load changes. This is because the direct ILC is a learning controller that uses 
the information of the output error in the previous cycle to compute the control effect. 
Since dynamic response is also one of the key requirements for UPS inverters in 
some situations, a hybrid ILC scheme with improved dynamic response is proposed 
in this section. 
The proposed hybrid ILC scheme with improved dynamic response is shown in 









1. the feedforward of reference and the ILC controller; 
2. the feedback controller (Modified PD controller). 
As mentioned earlier, the on-line learning ability of the ILC in the feedforward 
part can achieve low steady-state tracking error, while the feedback provided by the 
PD controller can improve the dynamic response of the UPS inverter. The 
feedforward of reference voltage is used as the major component of the control effect 
to achieve better tracking.  
As was done with the direct ILC scheme, the hybrid ILC scheme is also designed 
based on zero-phase filtering and forgetting factor for fast error convergence and 
robustness.  
4.4.1 Modified PD Controller 
PD controllers are widely used in industry for improved dynamic response of 
closed-loop system because of the convenience in implementation and design. The 
conventional PD controller is  
( )( ) ( ) ( ) ( ) ( ) ( )PD P D P D P D
de tu s u s u s k e t k k e t k Se tdt= + = + = +  ,         (4.11) 
 










where Pk  and Dk  are the proportional gain and derivative gain, respectively, and the 
error ( )e t  is the difference between reference signal and process output.   
When a PD controller is used together with ILC, the PD controller would only take 
action in a transient situation, because the tracking error under steady-state is very 
small due to the use of ILC.  The step-response method [27], based on the classical 
auto-tuning rule due to Ziegler and Nichols, could be used to determine the range of 
the controller parameters Pk  and Dk . Accurate controller parameters Pk  and Dk  
were determined by on-line tuning in experiments. 




zD z T z
−= .                                (4.12) 
However, a pure differentiator as in (4.12) cannot, and should not be, implemented, 
 
 









because it will give a very large amplification of the measurement noise as shown in 
Fig. 4.4. Therefore, a low-pass differentiator is needed in this case to limit gain at 
high frequencies. One of the low-pass differentiators proposed in [38] which has a 





(2 3)( 2 3)S
zD z
T z
−= + + − .  
As shown in Fig. 4.4, this transfer function approximates the derivative well at low 
frequencies but the amplification of high-frequency components above Nyquist 
frequency is greatly reduced. This low-pass differentiator is chosen for our 
application.  Thus, 
2
2 2
3( 1)( ) ( )
(2 3)( 2 3)D D D S
zu z k D z k
T z
−= = + + −                 (4.13) 
is adopted to approximate the transfer function Dk S  in (4.11). 
4.4.2 Design of the ILC with the PD Controller 
With (4.13), the transfer function of the PD controller is  
2
2
3( 1)( ) ( )
(2 3)( 2 3)rPD P D P D S
zG z k k D z k k
T z
−= + = + + + − .           (4.14) 
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( )P z  in (4.9) being replaced by the closed-loop transfer function with PD controller, 
( )
1 ( ) ( )PD
P z
G z P z+ . The detailed derivation is shown in Appendix H. 
As in the design of direct ILC, the error decay factor ( )1 ( )
1 ( ) ( )PD
P zz G z P zγ− Φ +  
needs to be made as small as possible for fast error convergence. The stability 
requirement of ILC is  
( )1 ( ) 1




P j Tj T G j T P j T
ωγ ω ω ω− Φ <+                   (4.16) 
for all the frequencies from 0 to Nyquist frequency. Defining the closed-loop transfer 
function with PD controller as ( )sCG j Tω , with 




P j TG j T G j T P j T
ωω ω ω= +   ,                    (4.17) 
the convergence requirement becomes 
1 ( ) ( ) 1s sCj T G j Tγ ω ω− Φ <  ,                         (4.18) 
which is similar to that for direct ILC. Therefore, the design methods of learning 
gain γ , the cut-off filter ( )zeroF z  and the phase shift compensation are the same as 
the design methods of direct ILC proposed in section III, except that the frequency 
response of the closed-loop system ( )sCG j Tω  must be considered here instead of the 
open-loop system ( )sP j Tω .  
One obvious advantage of the hybrid ILC is that generally the closed-loop system 
( )sCG j Tω  has higher bandwidth than the open-loop system ( )sP j Tω , which will 









for direct ILC is no longer applicable to the hybrid ILC scheme, giving greater 
freedom in the design of the inverter filter.   
In hybrid ILC, the error decay factor is given by 1 ( ) ( )s sCj T G j Tγ ω ω− Φ . As with 
the open-loop response, the closed loop response ( )sCG j Tω  will also have an almost 
constant gain (say equal to B) prior to its cut-off frequency. The magnitude of 
( )sj TωΦ  is always close to unity at low frequencies. By choosing learning gain, γ , 
to be  1/ B , the error decay factor will be very close to zero up to the cut-off 
frequency of  ( )sCG j Tω .  
It may be noted that the above design method could be applied even when the 
controller ( )PDG z  parallel to ILC is not a PD controller. Thus, a simple P controller 
or PID controller can also be used, and the design method of the ILC parallel to the 
controller will remain the same as above.   
4.5 Design Details of the ILC Methods 
In this part, the practical designs details of both proposed ILC schemes are 
presented. 
4.5.1 Design of Direct ILC 
A single-phase full-bridge inverter system with parameters in Table 2.1 was 
designed, built and tested with the proposed control method. The second-order 















The transfer function has a resonant peak of about 10 dB at a frequency 4423 rad/s as 
shown in Fig. 4.2. 
As per the design method proposed, the following two zero-phase noncausal filters 
were designed to cut off the learning of the ILC around the resonant frequency. 
5 3 2 1 2 3 5
1
2 2 4 2 2( ) 16
z z z z z z z zF z






−+ +=                            (4.20) 
Since learning gain 1γ =  and 1vz = , the magnitude curve of ( )zeroF z  is the same as 
( )zγΦ  as shown in Fig. 4.2. For frequency components above the resonant frequency 
of the L-C circuit, the filter has a high attenuation.   
A time advance unit z  is chosen for the ILC to compensate for the phase delay 
introduced by the L-C filter. As shown in Fig. 4.2, the phase shift of ( )zP z  is kept 
within 90± degree up to 4500 rad/sec with this phase compensation. For higher 
frequencies, the phase shift is bigger. However, as explained earlier, at these 
 









frequencies the zero-phase filter reduces the attenuation of ( ) ( )s sj T P j Tγ ω ωΦ  to 
below -30db, thereby ensuring the stability of the control system. Thus, with this 
time advance unit, the error decay requirement of (4.4) is satisfied. The learning gain 
γ  is selected as unity based on the speed of error convergence observed in 
experiments.  
The magnitude curve of the vector ( ) ( )s sj T P j Tγ ω ωΦ  is shown in Fig. 4.2. For 
frequency components lower than the cut-off frequency, the vector has almost a 
unity gain, while for frequencies beyond cut-off frequency, the vector has an 
attenuation greater than -30db. The locus of the vector ( ) ( )s sj T P j Tγ ω ωΦ  is shown 
in Fig. 4.5. It is shown that this locus does not exceed the unit circle centered at 1 
while ω  increased from 0 to the Nyquist frequency. 
4.5.2 Design of the Hybrid ILC 
Firstly, after following the auto-tuning and on-line tuning method, the parameters 
of the PD controller are determined as 
0.34Pk = , 53.4 10Dk −= ×  . 
With these two parameters and (4.14) & (4.17), we obtained 
5 4 3 2
6 5 4 3 2
0.3612 0.08613 0.09472 0.2255 0.1385 0.01917( )
1.632 1.895 0.5986 0.002696 0.2977 0.02151C
z z z z zG z
z z z z z z
+ − + + += − + − + + −     (4.21) 
As shown in Fig. 4.6, ( )CG z  has similar frequency feature as ( )P z  except that the 
magnitude at low frequency is -2.53dB for ( )CG z  and 0.02dB for ( )P z . 
Because the frequency feature of the closed-loop system ( )CG z  is similar to that 









method proposed.  
With the designed ( )zΦ  and learning gain 1.33γ = , the magnitude curve of the 
vector ( ) ( )s sCj T G j Tγ ω ωΦ  is shown in Fig. 4.7. For frequency components lower 
 
Fig. 4.6 Design Bode plots of ( )CG z , ( )zγΦ  and ( ) ( )Cz G zγΦ for the hybrid ILC scheme 
 
 










than the cut-off frequency, the vector has almost a unity gain, while for frequencies 
beyond the cut-off frequency, the vector has an attenuation greater than -30db. The 
locus of the vector ( ) ( )s sCj T G j Tγ ω ωΦ  is shown in Fig. 4.7. It is shown that this 
locus does not exceed the unit circle centered at 1 while ω  increased from 0 to 
Nyquist frequency. 
4.6 Experimental Results 
4.6.1 Forgetting Factor 
Firstly, the effect of the forgetting factor to the voltage regulation ability of ILC 
was investigated. With the direct ILC, Table 4.1 shows the experimental 
fundamental peak value at full resistive load with different forgetting factors. As 
expected, the tracking error increases as the value of α is increased. However, even 
TABLE 4.2   
COMPARISON OF EXPERIMENTAL STEADY-STATE PERFORMANCE OF ILC SCHEMES  
Direct ILC Hybrid ILC ILC with Compensation Different 
Loads  
THD(%) Peak Value(V) THD(%) Peak Value(V) THD(%) Peak Value(V) 
Linear 
Load 
0.44 99.91 0.53 99.85 0.42 99.92 
Nonlinear 
Load 
0.83 99.93 0.92 99.89 0.74 99.93 
 
TABLE 4.1 
EFFECT OF FORGETTING FACTOR ON REGULATION- DIRECT ILC WITH 



































with an α value of 0.05, the regulation is still very good with peak error being less 
than 0.82%.  
Under nonlinear load, similar results were achieved. When forgetting factor is 0.1, 
the resulting THD of the output voltage with direct ILC was 1.97%. It is higher than 
the THD of 0.83% when forgetting factor was set at 0.01. Thus, as expected, when 
the forgetting factor is increased, a greater stability margin is achieved, at the cost of 
an increase in the THD value, though the distortion level is still low. 
The forgetting factors for the three ILC schemes were determined by experiments. 
 
Fig. 4.8 Experimental steady-state waveforms with the direct ILC under rated resistive load        
Channel 1: Output Voltage: 50V/div 10ms/div; Channel 2: Load Current: 5A/div 10ms/div 
 
  
Fig. 4.9 Experimental steady-state waveforms with the hybrid ILC under rated resistive load        









The control system was found to become unstable when the forgetting factor was 
kept less than 0.005 with the direct ILC. The minimum limit of forgetting factor with 
the hybrid ILC was found to be 0.01. The need for forgetting factor is due to effects 
such as measurement noise and initial error. With the feedback of the PD controller, 
the noise level of the system is higher compared with that of the direct ILC. This is 
the likely reason for the forgetting factor of the hybrid ILC scheme to be set at a 
higher value. In experiments, a forgetting factor 0.01 was used for the direct ILC 
while a forgetting factor 0.02 was used for the hybrid ILC scheme. 
 
Fig. 4.10 Output voltage and current waveforms with the proposed direct ILC under nonlinear load  
Channel 1: Output Voltage: 50V/div 2ms/div               Channel 2: Load Current: 5A/div 2ms/div 
 
 
Fig. 4.11 Output voltage and current waveforms with proposed hybrid ILC under nonlinear load 









4.6.2 Steady-state Performance 
Table 4.2 summarizes steady-state performances of the inverter with the proposed 
both ILC schemes. It is seen that both ILC schemes can achieve excellent steady-
state performances under linear/nonlinear loads. The higher forgetting factor of 
hybrid ILC causes higher steady-state THDs, though the performance is still good.  
The experimental steady-state waveforms of output voltage and load current with 
the direct ILC under rated resistive load and nonlinear load are shown in Fig. 4.8 and 
Fig. 4.10 respectively. The waveforms with the hybrid ILC scheme are shown in Fig. 
4.9 (linear load) and Fig. 4.11 (nonlinear load).   
4.6.3 Error Convergence 
In order to investigate the convergence speed of the ILC schemes with different 
values of learning gain, of each of the schemes, initially the leaning gains of ILC 
methods were set as zero for the first two fundamental cycles. At the beginning of 
the third cycle, the learning gains are set to the specified value and the ILC is started.  
The experimental plot of the error convergence after the direct ILC is switched on 
is shown in Fig. 4.12. Here the learning gain γ  was selected as 1.0. Fig. 4.13 shows 
the experimentally determined average effect of different learning gains γ on the 
speed of THD convergence. It shows that very fast error decay can be achieved when 
γ  is selected to be close to 1.0. With a smaller value of γ , the error convergence was 
slower. From Figs. 4.12 and 4.13, it may be noted that with 1γ = , only about three 










With the hybrid ILC scheme, the experimental plot of the error convergence after 
ILC is switched on is shown in Fig. 4.14. Here the learning gain γ  was selected as 
1.33. Fig. 4.15 shows the experimentally determined average effect of different 
learning gains γ  on the speed of THD convergence with the hybrid ILC. It shows 
that very fast error decay can be achieved when γ  is selected to be 1.33 based on the 
design procedure indicated in Section 4.3.4. With the effect of the PD controller, the 
THD even before the ILC is started is 6.63%, which is smaller compared with 7.21% 
in open-loop case in Fig. 4.12.  
According to experimental results with both ILC methods, very fast error 
 
Fig. 4.12 Experimental error convergence with proposed direct ILC when 1γ =                      
  









convergence can be achieved with the proposed design method for ILC.  
4.6.4 Transient Performance 
To test the transient response of the ILC schemes, the experiments were carried 
out by switching on a rated resistive load at the peak value of the output voltage. 
 
 
Fig. 4.14 Experimental error convergence with proposed hybrid ILC when 1.33γ =                    
  










Fig. 4.16 shows the transient performance of the proposed direct ILC when the 
load changes from no load to rated resistive load. In spite of the feedforward 
reference signal being used forming the major content of the command, the peak 
value of the tracking error during the switching on interval still reaches almost 25V, 
 
Fig. 4.16 Experimental transient response with the proposed direct ILC  
 
Fig. 4.17 Experimental transient response with the proposed hybrid ILC  
 









which is quite large considering that the reference voltage is only 100V.  
Fig. 4.17 shows the transient performance of the proposed hybrid ILC when the 
load changes from no load to rated resistive load. It is shown that the transient error 
(around 20V) is still quite high with the hybrid ILC though it is lower than that with 
direct ILC. Due to the relatively low sampling frequency, the PD controller has low 
gains. Therefore, there is only marginally improvement of the transient response.  
From Fig. 4.16-4.17, both ILC schemes can achieve rapid error convergence after 
step change of the load. The proposed hybrid ILC can achieve improved dynamic 
performance. 
4.6.5 Resetting of Memory 
In general, with ILC, if there is a sudden non-periodic load change in current cycle, 
the transient tracking error would be very big, because the ILC learns from the error 
information of the previous cycle which had a different load in this case. Therefore, 
once the non-periodic disturbance appears, the data stored in memories for learning 
would likely be of no use, and resetting memories of ILC after detecting such non-
periodic disturbances could be a method for further improved dynamic performance.  
In [39], such a method for resetting the control effect has been proposed for the 
case of repetitive controller. Here, the non-periodic disturbance was determined by 
monitoring the error change between two consecutive fundamental cycles. Such 
resetting of memories was shown to improve the dynamic performance of the 
repetitive controller. However, the repetitive control method in [39] had a slow error 
decay speed (above 4 fundamental cycles). Moreover, the experiments were 









In the present work on ILC for UPS inverters, the method of resetting memories of 
ILC for further improved dynamic performance was also investigated in experiments. 
Under steady-state, the tracking error of inverter will be kept at a very small value 
due to the operation of ILC. Any non-periodic disturbance can then be detected by 
monitoring the absolute value of the tracking error ( )e k  under such steady-state 
operation instead of monitoring 1( ) ( )i ie k e k−−  as in [39]. Once ( )e k  is bigger than a 
threshold value E , the memories are reset and the output of the ILC is stopped. The 
experimental waveforms of hybrid ILC with resetting of memories for a load change 
from no load to rated resistive load are shown in Fig. 4.18. It is noted that compared 
with the results without resetting memories (Fig. 4.16), the error convergence with 
resetting memories is actually slower. Even with the direct ILC, it was found that the 
error convergence with resetting memory was slower than the results without 
resetting memory when the load was changed from no load to full load or vice versa.  
It must be pointed out that under no load, even though feedforward of reference is 
used, ILC output is still non-zero due to the need to compensate for the voltage drop 
in the filter inductor. Thus, when the load is now changed to full load, by not 
resetting the memory, the change in ILC output needed to compensate for this maybe 
relatively small. If memory is reset, on the other hand, the change in ILC output 
needed to compensate for full load operation may be high. This is the likely reason 
why, in our experimental results, resetting ILC memory actually resulted in a slight 
degradation of error convergence performance. In other words, because of the need 
for ILC to take care of inductor voltage drop, the extent of system change when load 
change occurs is probably not large enough for ILC memory resetting technique to 









Therefore, resetting memories may not be needed by proposed ILC methods with 
rapid error convergence. 
4.7 ILC with Inductor Voltage Compensation 
Both direct ILC and hybrid ILC can achieve excellent steady-state performance 
with only output voltage sensed. Even though their dynamic performance is 
satisfactory, it is not as good as that of feedback control methods, such as the pole-
placement controller. Since dynamic performance is also a key requirement for UPS 
inverters, this sub-section proposes and investigates an ILC method with Inductor 
Voltage Compensation (IVC ILC) for further improvement of dynamic performance 
while achieving excellent steady-state performance.  
The block diagram of the proposed IVC ILC scheme is shown in Fig. 4.19. 
Different from the hybrid ILC, the dynamic performance of the IVC ILC is improved 
via adopting a feedforward compensation of inductor voltage drop instead of a 
modified PD controller. Since the voltage drop across the filter inductor is the cause 
of tracking error, both steady-state performance and transient performance can be 
greatly improved if the voltage drop can be compensated by using feedforward of 
inductor voltage. This forms the motivation behind the proposed method.   
 
 









4.7.1 Feedforward Compensation of Inductor Voltage Drop 
According to KVL and the equivalent circuit of inverters in Fig. 2.1, the output 
voltage is 
( ) ( ) ( )o LV k u k V k= − ,                          (4.22) 
where ( )LV k  is the voltage drop through the inductor ( Lr  and L ). If the control effort 
is made to be 
( ) ( ) ( )Lrefu k V k V k= + ,                           (4.23) 
the output voltage will be 
( ) ( )o refV k V k= .                              (4.24) 
Thus, perfect control of UPS inverters could be achieved in ideal case if the voltage 
drop across the inductor could be compensated perfectly.  
Since the inductance and resistance values of the inductor are generally known, the 
value of the inductor current is needed to calculate the voltage drop across the 
inductor. As discussed in Chapter 2, it is difficult to sense the inductor current 
because of the high-frequency noise. Following approximation is used to obtain 
inductor current.  
 
 









Assuming the output voltage is well controlled, the output voltage is 
( ) ( )o refV k V k=                              (4.25) 
With (4.12) and high enough sampling frequency, the capacitor current can be 
calculated approximately by using  
( ) ( 1)
( ) ref refoC
s
V k V kdVI k C C
dt T
≈ − −=                   (4.26) 
With (4.26), the current through the filter inductor can be approximated as 
( ) ( 1)
( ) ( ) ( ) ( )ref refL C o o
s
V k V k
I k I k I k C I k
T
− −= + = +             (4.27) 
With (4.27), the voltage across the filter inductor can be approximately calculated as  
2
( ) ( 1)( ) ( ) ( )
( ) ( ) ( 1) ( ) ( 1)
( ) 2 ( 1) ( 2)
L L L
L L L L L
s
L




dI I k I kV k r I k L r I k L
dt T
CrL Lr I k I k V k V k
T T T
CL V k V k V k
T
− −= + = +
⎡ ⎤= + − − + − −⎣ ⎦
⎡ ⎤+ − − + −⎣ ⎦
          (4.28) 
This is used as the feedforward compensation in Fig. 4.19 to improve dynamic 
performance. 
It may be noted that the estimation of inductor voltage drop in (4.28) includes the 
determination of the load current derivative which could amplify high-frequency 
noise of load current. However, it was found in experimental results that there is no 
obvious effect due to the amplification of noise. This may be mainly because load 
current has much lower high-frequency noise compared to real inductor 









drop need not be very accurate because it is only used to improve dynamic 
performance. The major steady-state response is still determined by the ILC. 
4.7.2 Design of the ILC with Inductor Voltage Compensation 
With the feedforward compensation, the model of the open-loop inverter ( )P z  is 
changed. If the frequency is high enough and parameters are exactly accurate, the 
compensation has the same effect as removing the filter inductor. Thus, the model of 
the inverter ( )P z  is always 1 for all the frequencies. The equivalent circuit under this 
ideal case is shown in Fig. 4.20.  
However, it is practically impossible to achieve this unit transfer function by using 
the feedforward compensation mainly due to the inaccurate parameters such as 
inductance and capacitance. For example, in industry, it is normal to have a 10% 
variation in inductor and capacitor values. Another possible reason is that the 
 









approximation used in (4.26) and (4.28) is only valid for relatively high sampling 
frequency.  
In spite of incomplete compensation in such a practical case, the dynamics of 
system is greatly improved due to the feedforward compensation. After 
compensation, the cut-off frequency of the filter increases to a much higher value. 
Also, the resonance peak of the system will be much lower and the phase shift will 
roll off much slower compared to the open-loop resonant feature. Thus, the system 
after compensation is much easier to control and achieve high performance. An 
example case is discussed below.  
For the UPS system with parameters in Table 2.1, let the inductor value be higher 
by +10% than the nominal value used to design the compensator. The frequency 
responses of the L-C filter after and before Inductor Voltage compensation are 
shown in Fig. 4.21. It is noted that the resonant peak is greatly reduced due to the 
compensation and the phase also rolls off more gently. Importantly, the resonant 
frequency is shifted to a higher value than that of the open-loop inverter. The Bode 
plot of the system after compensation is the same as that of an L-C filter with 10% of 
the original inductance. Thus, after compensation the system is equivalent to that 
shown in Fig. 4.22. Due to the reduced inductance, the voltage drop through inductor 
is greatly reduced. Both steady-state and transient performance of system after 
compensation will be better than those of the system before compensation. This is 
also verified by experimental results of the proposed IVC ILC that will be presented 
in Section 4.6.3. Even without ILC, the feedforward compensation of inductor 










Because the transfer function after feedforward compensation is much more close 
to unity, it is much easier to design the ILC to satisfy the error convergence 
requirement (4.4). It was found in experiment that the zero-phase filter used in 
hybrid ILC may not be necessary if a relatively high forgetting factor was used.  
As shown in Fig. 4.21, there is a phase shift going beyond 90 degree if the inductor 
voltage drop is not perfectly compensated due to the inaccurate parameters. 
Moreover, there is a resonant peak even though the magnitude is as high as before 
compensation. Therefore, the method to cut off learning at higher frequencies is still 
recommended for robustness consideration. Gain-phase analyzer may be used to 
determine the Bode plot of the plant after compensation so that the zero-phase filter 
can be well designed. The design method of the ILC is the same as the direct ILC. 
Thus, it is also designed based on zero-phase filtering and forgetting factor for fast 
error convergence and high robustness. In experiments, the same ( )zΦ  used for 
direct ILC is used for the ILC with inductor voltage compensation. 
It may be noted that the proposed method for inductor voltage compensation can 
also be used together with other control methods, such as repetitive controller and 
the pole-placement controller, for improved performance. It provides a way to 
change the original plant model of the inverter. For example, with perfect 
compensation, the plant will be changed from second-order system to first-order 
 
Fig. 4.22 Equivalent circuit of the inverter with inductor with 10 % variation - after Inductor 









system. In the practical situation, resonant frequency of the plant will be pushed to a 
higher value, which allows a greater bandwidth for closed-loop system. 
4.7.3 Experimental Results of the ILC with Inductor Voltage Compensation 
Same as direct ILC and hybrid ILC, the forgetting factor of the IVC ILC was 
determined by experiments. The control system was found to become unstable when 
the forgetting factor was kept less than 0.005 with the proposed ILC scheme. 
Considering some margin, forgetting factor 0.01 was used in experiments. 
The experimental steady-state waveforms of output voltage and load current with 
the IVC ILC under rated resistive load and nonlinear load are shown in Fig. 4.23 and 
Fig. 4.24 respectively. Under the linear load, the THD of output voltage is 0.42%. 
Even under nonlinear load, the THD of output voltage with the proposed ILC 
scheme was only 0.74%.  It is seen that the proposed ILC scheme can achieve 
excellent steady-state performances under linear/nonlinear loads. 
Table 4.2 summarizes steady-state performances of the inverter with the proposed 
ILC schemes. The steady-state performance of all the three ILC schemes has little 
difference due to the learning effect. 
Table 4.3 compares the steady-state performance of the inverter with the proposed 
IVC ILC and two feedback control methods proposed in Chapter 3. It shows that the 
proposed IVC ILC can achieve better steady-state performance compared with the 









TABLE 4.3   
COMPARISON OF EXPERIMENTAL STEADY-STATE PERFORMANCE OF IVC ILC AND FEEDBACK 
CONTROL SCHEMES  
GMV Pole-placement Control ILC with Compensation Different 
Loads  
THD(%) Peak Value(V) THD(%) Peak Value(V) THD(%) Peak Value(V) 
Linear 
Load 
1.322 99.81 1.295 99.49 0.42 99.92 
Nonlinear 
Load 




Fig. 4.23 Experimental steady-state waveforms with the IVC ILC under rated resistive load 
 Channel 1: Output Voltage: 50V/div 10ms/div; Channel 2: Load Current: 5A/div 10ms/div 
 
 
Fig. 4.24 Output voltage and current waveforms with proposed ILV ILC under nonlinear load 










In order to investigate the convergence speed of the ILC schemes with different 
values of learning gain, of each of the schemes, initially the leaning gains of ILC 
methods were set as zero for the first two fundamental cycles. At the beginning of 
the third cycle, the learning gains are set to the specified value and the ILC is started.  
With the proposed ILC scheme, the experimental plot of the error convergence 
after ILC is switched on is shown in Fig. 4.25. Here the learning gain γ  was selected 
as 1. Fig. 4.26 shows the experimentally determined average effect of different 
learning gains γ  on the speed of THD convergence with the proposed ILC scheme.  
With the effect of the feedforward compensation, the THD even before the ILC is 
started is only 2.92%, which is much smaller compared with that with open-loop 
controller and PD controller in Fig. 4.15 and Fig. 4.17. Because of this lower initial 
THD, the convergence speed of tracking error is very fast.  
According to experimental results with both ILC methods, very fast error 
convergence can be achieved with the proposed design method for ILC.  
To test the transient response of the ILC schemes, the experiments were carried 
out by switching on a rated resistive load at the peak value of the output voltage. 
Fig. 4.27 shows the experimental results with the proposed ILC scheme when the 
load changes from no load to rated resistive load. It shows that the transient tracking 
error is only 8.7V. This is significantly lower than that obtained with the direct ILC 
and hybrid ILC schemes and is due to the effect of the feedforward compensation. 
The detailed output voltage and load current under the step-change load with the 
proposed ILC scheme are shown in Fig. 4.28. 










Fig. 4.25 Experimental error convergence with proposed IVC ILC when 1γ =                        
  
Fig. 4.26 Experimental THD convergence with proposed IVC ILC and different γ  values 
 
 










error 10.2V. And the GMV control method achieved transient error of 12.3V. 
Considering the 8.7V transient error achieved by IVC ILC, the IVC ILC can achieve 
better dynamic response compared to the feedback control methods. 
From Figs. 4.23-4.28, the IVC ILC scheme can achieve excellent steady-state 
performance, rapid error convergence and excellent dynamic performance. 
4.8 Chapter Conclusions 
Learning based controllers have the ability to achieve high performance even 
without accurate parameters of the inverter. Two types of learning based controllers 
were investigated in this research: iterative learning based control schemes (direct 
ILC, hybrid ILC and IVC ILC) and neural network based schemes (ADALINE 
controller and BSN controller).  
Since the loads which cause the tracking errors in the output voltage are typically 
periodic, iterative learning control is an obvious and excellent intuitive choice for 
achieving this close voltage tracking. Three iterative learning based control methods 
for UPS inverters: direct ILC, hybrid ILC and IVC ILC were proposed. Due to the 
 
Fig. 4.28 Experimental detailed output voltage and load current with the IVC ILC  










poor dynamics of the system owing to the presence of the L-C circuit, a zero-phase 
filter designed in frequency domain was applied to compensate the resonant peak so 
as to ensure error convergence. Besides the filter, appropriate time-advance 
compensation of the inverter phase shift and learning gain are designed to achieve 
rapid error convergence. Furthermore, a ‘forgetting factor’ was introduced in the 
control algorithms to increase the robustness of the schemes against measurement 
noise, initialization error and/or variation of system dynamics due to parameter drift.   
The design method presented for the hybrid ILC with PD controller in parallel can be 
applied to other hybrid ILC schemes in which the ILC is combined with other fast 
response controllers, say a P or a PID controller. 
The experimental results show that the proposed ILC controllers can achieve very 
low total harmonic distortion (less than 2% under nonlinear load) and fast error 
convergence (less than 3 fundamental cycles) under different loads. It may be noted 
that the high performance of direct ILC and hybrid methods is achieved even while 
using one sensor.  
The proposed direct ILC is an effective and simple solution for UPS products 
where high-quality steady-state output voltage is more important than fast dynamic 
response. The hybrid ILC and IVC ILC are more complex to implement. However, it 
can result in improved dynamic response, while still achieving very good steady-
state performance. The proposed method for compensating inductor voltage drop 
provides a way to change the plant model, and it can be extended to other control 
methods for improved performance. 
It may be noted that the design methods proposed for ILC methods can also be 










Artificial Neural Network (ANN) is an interconnection of a number of artificial 
neurons that simulates a biological brain system. It has the ability to approximate an 
arbitrary function mapping and can achieve a high degree of fault tolerance [41].  
ANNs have been successfully applied to power electronic circuits [42] before. 
They have been used in the current control of inverters for ac motor drives [43-44]. 
Here, the ANN receives the phase-current errors and generates a PWM signal to 
drive the switches of the inverter feeding the motor. References [45-46] presented an 
application of ANNs for the harmonic elimination of PWM inverters, where an ANN 
replaced a large and memory-demanding look-up table to generate the switching 
angles of a PWM inverter for a given modulation index.  
Currently, the most popular ANN is the multi-layer feedforward ANN, which is 
widely used in system control. When enough number of neurons are utilized, a 
neural network has the ability to approximate an arbitrary function mapping. In a 
control application, the ANNs are trained, either off-line or on-line, so that a 
particular input leads to a specific target output. The current most popular training 
algorithm for the feedforward ANN is the back propagation (BP) [21], because it is 
stable, robust and efficient.  
Chapter 5 










If off-line training is applied, some training data should be made available 
beforehand from another controller (‘supervisor’ controller) that has good 
performance. Then the ANN is trained off-line to approximate the behavior of the 
‘supervisor’ controller. Because of the extendibility of ANN, the trained ANN could 
even have better performance than the ‘supervisor controller’ under certain 
conditions. The robustness of the trained ANN is generally better than the 
‘supervisor controller’. Moreover, in off-line trained ANN, forward calculation of 
the ANN only involves addition, multiplication and sigmoid function mapping which 
can be easily implemented with a simple and low-cost analogue circuit [21].  
However, off-line training of an ANN requires a large number of example patterns 
as training data, which generally makes the design of the ANN difficult. For example, 
the off-line ANN applied in [21] has required hundreds of patterns according to the 
authors. Moreover, because the weights and the biases remain fixed during operation 
and are totally determined by the training data, the performance of the ANN 
controller is limited. Thus, in general, other than an improvement in robustness, there 
is no obvious advantage in replacing a conventional controller with an off-line 
trained ANN controller.  
One successful application of this kind of ANN controller to UPS inverters was 
shown in [21]. In [21], the neural network controller is trained off-line using patterns 
obtained from a simulated controller (multi-loop controller). To verify the 
performance of the ANN controller, a hardware inverter with an analogue neural 
network controller (using mainly operational amplifiers, diodes and passive 
components) was built. Implementing the analogue neural network controller using 









with optimized parameters (not the supervisor controller), the ANN controller has 
superior steady-state and dynamic performance. However, the proposed ANN 
controller has following problems as discussed in Chapter 2 
* Three sensors are used to sense the output voltage, the load current and the 
capacitor current. 
* The performance definitely depends on the off-line training processes. The 
pattern database used to train the ANN controller contains hundreds of patterns of 
load. It is generally difficult to build such a huge database. 
 * Since the ANN is trained based on simulation results, the accuracy of the model 
used in simulation is also important. 
* There was no obvious improvement of performance compared with its supervisor 
in the published results. Hence, there is no reason to replace conventional multi-loop 
controller with proposed ANN controller. 
In on-line training, the weights and the biases of the ANN are continually adjusted 
during operation and hence the ANN has better adaptability to the operating 
conditions. Very good performance and high robustness can be achieved with this 
controller. However, the Back Propagation training algorithm used for updating the 
weights of the network involves a great deal of real time multiplication and division 
operations. If implemented in hardware, the approach results in a very complex 
circuit. If implemented in software, a very fast digital processor is needed [21] since 
there is generally only a very short time within a cycle for calculating the control 
effort (less than 100 uS). This implementation difficulty greatly affects the use of the 









As part of this research, some investigations [47-48] on multi-layer on-line trained 
ANN controllers for UPS inverters were made. It was found that it is difficult to 
achieve satisfactory performance of UPS inverters with these controllers. Moreover, 
the implementation is much more difficult than conventional controllers, such as 
those discussed in Chapters 3, 4 and 5. Because a UPS inverter is a relatively simple 
system with a short time constant, multi-layer on-line trained ANN controllers may 
not be very suitable for it.  
Since the multi-layer ANN controllers cannot achieve improved performance and 
reduce the complexity of UPS inverter control, the research focus was changed from 
conventional multi-layer ANN controller to simple linear neural networks, which are 
more easily implemented. The first of these ANN based controllers investigated was 
the ‘adaptive linear neural’ (ADLINE) controller.  
The adaptive linear neuron is a two-layer neural network having some inputs and a 
single output that is a linear combination of the inputs. Due to its linearity, the 
calculations are fast, and it is feasible to apply ADALINE to on-line identification 
and control. 
The second ANN based controller that was identified for UPS inverter control 
applications is the B-spline network (BSN), which is one kind of a neural network, 
that utilizes piece-wise polynomial basis functions, known as B-splines or B-spline 
basis functions, to store information. Like other neural networks, BSN can 
approximate arbitrary continuous functions to any degree of accuracy as long as the 
network used is large enough. Unlike the global weight updating scheme used in 
back-propagation-based neural networks, the BSN operates with local weight 









computation complexity. These features make it more suitable for providing real 
time, on-line solutions, such as in the present UPS inverter control, than feedforward 
ANNs with on-line backpropagation training. The input of the proposed feedforward 
BSN is simply a sequence number k to indicate the sampling interval within the 
current cycle. The output of a BSN is a weighted sum of all B-spline basis functions. 
Also, unlike the feedforward multi-layer ANNs, there is no nonlinear function to be 
implemented in the proposed B-spline network, which reduces the stress of 
computation and implementation.  
Section 5.2 presents an ADALINE controller for UPS inverters with only output 
voltage sensing. The performance of the controller is compared with the hybrid ILC 
controller in Chapter 4. It is shown that the ADALINE controller can achieve 
reasonable performance while being a simple and easily implemented controller.   
Section 5.3 presents a B-spline network based controller for UPS inverters again 
with only an output voltage sensor. The proposed controller is very easy to design, in 
contrast to the RC/ILC methods. This is so since only two main parameters, the B-
spline support width and the learning gain are required to be chosen in this approach. 
A third parameter, forgetting factor, can be easily chosen based on trial and error or 
experience. The experimental results show that the proposed BSN controller can 
achieve very low total harmonic distortion, fast dynamic response and fast error 
convergence under different loads even while using only one sensor. 









As mentioned earlier, the adaptive linear neuron (ADALINE) [49] is a two-layer 
neural network having some inputs and a single output that is a linear combination of 
the inputs. Due to its linearity, the calculations are fast, and it is feasible to apply 
ADALINE to on-line identification and control. The ADALINE controller capable of 
high performance was first proposed in [49]. Some of the applications of ADALINE 
are in [50-51].  
In this section, the ADALINE control method proposed in [49] is applied 
successfully to UPS inverters. The scheme includes one ADALINE identifier and 
one ADALINE controller as shown in Fig. 5.1.  
5.2.1 Dynamic Model of UPS Inverters 
As discussed in Chapter 2, the output voltage of L-C filter in Fig. 2.1 can be 
written as follows. 
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This equation can be directly discretized as  
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where  
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All the parameters of 11( )A z− , 11( )B z−  and 11( )C z−  are determined by the following 
equations . 
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With the model in (5.2) and the method proposed in [49], all the parameters of 
11( )A z− , 11( )B z−  and 11( )C z−  could be directly identified if output voltage and load 









parameters to be identified can be noted to be seven. However, applying on-line 
parameter identification to all the system parameters may not be practical due to the 
following reasons: 1) load current may not be sensed with a high-bandwidth sensor 
for economical reasons; 2) persistent excitation that exists in the system may not be 
enough to achieve accurate identification of so many parameters; 3) also the 
resulting computational complexity will be high. Therefore, only the time-varying 
load of the inverter was identified in this research instead of all the parameters in 5.2. 
Let us define ( )R k  such that 
( ) ( ) / ( )o oI k V k R k=                              (5.4) 
It must be noted that ( )R k  here refer merely to the ratio of output voltage and 
current in interval k and not necessarily to any physical resistance in the load. The 
model in (5.2) can be changed to  
1 2 0 1 0 1 2( ) ( 1) ( 2) ( 1) ( 2) ( ) ( 1) ( 2)o o o o o oV k a V k a V k b u k b u k c I k c I k c I k+ − + − = − + − + + − + − (5.5) 
By applying (5.4) to (5.5), the following model can be achieved 
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By multiplying with z on both sides, equation (5.6) can be changed to 
0 1 2
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R k R k R k
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This model appears similar to the inaccurate model used in [10] [17-18] if load is 
considered as fixed so that ( )R k R= . However, in (5.7), the load R(k) is time 
varying and does not represent a fixed resistive loading. Thus, with a non-linear load, 









5.2.2 ADALINE Identifier 
An ADALINE is used to estimate the parameters of the plant. The ADALINE 
learns the plant dynamics using the Widrow-Hoff delta rule which is the most 
commonly used algorithm for the training of adaptive linear neural networks [52].  
The linear model of PWM inverters in (5.6) can be changed to  
01 2
0 1 1 2( ) ( 1) ( 2) ( ) ( 1) ( ) ( 2) ( )( 1) ( 2) ( )o o o o
cc cV k b u k b u k a V k a V k V k
R k R k R k
= − + − − − − − − − +− −  (5.8) 
After the inverter is designed, all the parameters 1 2 0 1 0 1, , , , ,a a b b c c  and 2c  can be 
calculated by (5.3). Because 1/ ( 1)R k −  and 1/ ( 2)R k −  are known at sampling 
interval k, only the parameter 1/ ( )R k  is not known in sampling interval k. The input 
vector of the identifier has 5 components: 
* * * * * *
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The weight vector of the ADALINE identifier is 
 









* * * * * *
1 2 3 4 5
1 2
0 1 1 2
( ) [ ( ), ( ), ( ), ( ), ( )]
1[ , , , , ]
( 1) ( 2) ( )
T
T
W k w k w k w k w k w k
c cb b a a
R k R k R k
=
= − −− −
                (5.10) 




( ) ( 1) ( 1)o i i
i
V k w k x k
=
= − −∑ ,                                       (5.11) 
and error of the identification is 
* *( ) ( ) ( )o oe k V k V k= − .                           (5.12) 
As mentioned earlier, in the model shown in (5.7), the load is a time varying 
resistor. The accurate 1/ ( )R k  value needs to be determined in real time, and this is 
done by using following learning law. 
The Widrow-Hoff delta learning law [49] [52] can minimize the mean-square error. 
It has been widely applied to the adaptation of a single ADALINE. In this research, 
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where the learning rate is 0 2γ< < ,  and the constant 0ε >  is used to prevent error 
due to division by zero. In this research, 0.001ε =  was used for experiments. The 
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It must be noted that the learning law in (5.13) is applied several times within one 









In one sampling interval, the learning law in (5.13) is repeatedly used to update 
1
( )jR k
 until the output error of the identifier (5.12) is less than a small value β . 
Thus, 1
( )R k
is repeatedly updated until *( )e k β< . Generally, β  is selected based on 
the practical setup of the system.  
If too small a β   value is used, more updates in one sampling interval will be 
needed. In experiments it was found out that decreasing β  below a certain limit does 
not have obvious improvement in performance further. On the other hand, if too 
large a  β   value is used, the estimated parameter 1/ ( )R k  does not converge to an 
accurate enough value within a switching period, resulting in the performance of the 
system being affected. Therefore, the best way to determine β   is to use on-line 
tuning in experiments to find a suitable value that can achieve the best achievable 
performance with a reasonable number of updates.  
5.2.3 ADALINE Controller 
The ADALINE controller is a digital controller containing gain coefficients that 
are updated by a learning process designed to optimize the controller’s response to a 
desired performance criterion.  
According to (5.6), the inputs vector of ADALINE controller is chosen to be 
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            (5.16) 
Since the first term 1/ ( 1)R k + is the estimation not known, we use 1/ ( )R k  instead. 
Though this would affect the performance of the system somewhat, the effect will 
not be significant, because the load generally does not change very fast. Thus, 
equation (5.16) can be changed to 
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The output of the ADALINE controller is  
4
1
( ) ( ) ( )i i
i
u k w k x k
=
= ∑                                                                      (5.17).  
The ADALINE controller uses the weights 1 2 3( ), ( ), ( )w k w k w k calculated using 
1/ ( )R k  given by the identifier. 
In this control technique, the trajectory of the inverter output voltage is modified at 
each sampling interval in the direction indicated by the load voltage error. The load 
voltage trajectory reaches and converges to the desired trajectory described by the 
load voltage reference.  
It may be noted that the controller in (5.47) becomes identical to the one-step-
ahead-prediction (OSAP) control proposed in [10] if the estimated parameter 1/ ( )R k  









5.2.4 Convergence Analysis 
As may be noted from the analysis in Section 5.2.2, an assumption has been made 
in the implementation of the controller that the load does not change within one 
sampling interval. In other words, it has been assumed that the load change is slow 
relative to the sampling rate or the switching frequency. In the following analysis, we 
show that with this assumption, the error in the estimation of 1/ ( )R k  will be 
convergent. 
Let a weight 1/ ( )dR k  exist such that 
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From (5.13), we get 
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From (5.19), we have * 5*
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From (5.23), it can be noted that the estimation error *
1
( )jR k
 will be convergent. 
5.2.5 Hard Limit on the Estimated Value of 1/ ( )R k  
Though the weight 1/ ( )R k  will converge to the accurate value 1/ ( )dR k  
theoretically, it will not always do so in practice due to model error and noise of 
inverter systems. For example, it is possible to have the situation that the output 
voltage is zero while the load current is not zero if the load is reactive. In this case, 
the theoretical value of 1/ ( )dR k  is infinity. Also, it was found in experiments that the 
estimated 1/ ( )R k  is not exactly equal to the theoretical value 1/ ( )dR k . Though it is 
close to the value under constant load conditions, the instantaneous error could be 









load. Due to this, the weight can go to a high value that degrades the system 
performance. For the above reasons, it was necessary to limit the range of the weight 
1/ ( )R k .  This is done as follows. 
Once the inverter is designed, the rated resistive load is determined as rR . When 
there is no load connected to the UPS inverter, the load R = +∞ . Therefore, a 
reasonable range of 1/ ( )R k  is 
 0 1/ ( ) 1/ rR k R< < .  
Considering the over load margin, the practical range of 1/ ( )R k  is 
0 1/ ( ) 1/ mR k R< < ,                            (5.24) 
where mR  ( m rR R< )  is the maximum possible load. 
In this research, including a certain margin, 9mR = Ω  was used for determining the 
hard limit for the estimation of 1/ ( )R k .    
5.2.6 Experimental Results 
In experiments, it was found that design of parameters: learning gain γ  and β  can 
affect system performance especially with nonlinear load. Therefore, on-line trial 
and error was used to determine these two parameters for achieving the best steady-
state performance.   
The theoretical range of learning gain is 0 2γ< < . It was found in the experiments 
that the learning gains higher than 0.5 will cause the THD to increase with nonlinear 
load, though it was not obvious. For example, THD of output voltage is 2.82% with 









0.5, there was no obvious effect on improving the performance under nonlinear 
loads. Therefore, including some design margin, the learning gain was chosen as 0.1 
for the experiments. Because the initial estimated value for sampling interval k was 
set as the estimated value of previous sampling interval (k-1), generally only 1-3 
updates were needed to handle the relatively slow load change. 
The parameter β  was also very important to the proposed controller. It was found 
that the THD kept decreasing with the decrease of β  when 0.25β > . For example, 
the THD of the output voltage with the nonlinear load was 3.04% when 0.95β = . 
The THD decreased to 2.83% when β  was reduced to 0.25. For β  less than 0.25, 
there was no obvious improvement of the performance. Therefore, including some 
design margin, β  was chosen as 0.05.  
In order to verify that the ADALINE controller is in fact effective, experiments 
were conducted with 1/ ( )R k  estimated by the proposed method and with 1/ ( )R k  
fixed at 0.1 corresponding to a rated resistive load of 10Ω . Thus, both the proposed 
ADLINE controller and the one-step-ahead-prediction (OSAP) control [10] were 
implemented and evaluated in the experiments.   
Fig. 5.3 shows the experimental steady-state output voltage and load current of the 
inverter with the proposed ADALINE controller under rated resistive load. In Fig. 
5.3, the THD of the output voltage was 1.34% and the fundamental peak value of the 
output voltage is 99.85 V. Thus, the ADALINE controller can achieve low THD and 
good voltage regulation with linear load. The estimated 1/ ( )R k  is shown in Fig. 5.4. 
It is shown that the estimated 1/ ( )R k  was around 0.1 (theoretical value) though the 









(OSAP controller designed based on 10Ω  load), the output voltage had a THD of 
1.21% and a fundamental peak of 99.71 V. On the other hand, when the value 
1/ ( )R k  was fixed at 0.03 in the controller (OSAP controller based on 33Ω  load), the 
output voltage had a THD of 1.25% and a fundamental peak of 96.82 V with linear 
load 10Ω . Thus, the THD obtained with the ADALINE controller with unknown 
load was almost the same as the OSAP controller with a known resistive load. The 
slight improvement of THD with OSAP controller based on 10Ω  load is to be 
expected since this controller is designed based on the exact load applied (10Ω ) and 
 
Fig. 5.3 Experimental steady-state waveforms with the ADALINE controller under rated resistive 
load                         
Channel 1: Output Voltage: 50V/div 10ms/div; Channel 2: Load Current: 5A/div 10ms/div 
  









the controller parameters of OSAP are constant. For the same reason, the on-line 
estimation of 1/ ( )R k  in ADALINE resulted in only a marginal improvement of the 
voltage regulation compared with OSAP controller based on 10Ω  load. Compared 
with the performance of OSAP controller based on 33 Ohm load, obviously, the 
ADALINE controller achieved much better regulation. 
Fig. 5.5 shows the output voltage and load current waveforms with a rectifier load. 
In Fig. 5.5, the THD of the output voltage was 2.73% and the fundamental peak 
value of the output voltage is 99.89 V. The estimated 1/ ( )R k  is shown in Fig. 5.6. It 
 
Fig. 5.5 Experimental steady-state waveforms with the ADALINE controller under nonlinear load:       
 Channel 1: Output Voltage: 50V/div 2ms/div; Channel 2: Load Current: 5A/div 2ms/div 
  










is shown that the estimated 1/ ( )R k  was reasonably close to the real value as 
determined by taking the ratio of output voltage and current at different instants. In 
Fig. 5.6, the action of the hard limit on the value of 1/ ( )R k  may also be noticed. 
With the rectifier load, the output voltage had a THD of 3.88% and a fundamental 
peak 101.31 V if the value 1/ ( )R k  was fixed at 0.1 in the controller. When 1/ ( )R k  
was fixed at 0.33, a THD of 3.81% and a fundamental peak 99.92 V were achieved. 
Obviously, the proposed on-line estimation of  1/ ( )R k  can improve the quality of 
output voltage under nonlinear load.  
Fig. 5.7 shows the output voltage and load current waveforms for a step change in 
 
Fig. 5.7 Experimental transient waveforms with the ADALINE controller : 
 Channel 1: Output Voltage: 50V/div 10ms/div; Channel 2: Load Current: 5A/div 10ms/div 
  









load from no load to rated resistive load and from rated resistive load to no load. The 
transient error is around 20 V. The figure shows that the proposed ADALINE 
controller can achieve good dynamic response. The estimated 1/ ( )R k  under the step 
change load is shown in Fig. 5.8, which shows that the 1/ ( )R k  value can be 
estimated rapidly when load resistance changes fast. The transient error was found to 
be again around 20 V if the value 1/ ( )R k  was fixed at 0.1 in the controller.  
Table 5.1 compares the steady-state performance of the OSAP controller, the 
ADALINE controller and the hybrid ILC scheme. The results show that the proposed 
ADALINE controller can achieve better performance compared with the OSAP 
controller. Though the performance is not as good as the ILC scheme, it is 
reasonably good considering the simple control structure and the fact that only the 
output voltage is sensed. Moreover, as a neural controller, this controller can be 
easily implemented by analog circuit which may save cost of the system. 
However, the design and implementation of the ADALINE controller is a little 
tedious and time consuming requiring the parameters such as γ , β  and ε  be 
determined for optimal performance by trial and error. Furthermore, the performance 
is not found to be as good as the ILC methods reported in Chapter 4. Therefore, we 
investigated another type of neural network: B-spline network as an alternative and 
this research is reported in following section.   
5.3 B-spline Network Controller for UPS Inverters 
In Chapter 4.2, iterative learning control (ILC) has been very successfully applied 
to the problem of high-performance control of single-phase UPS inverters. With ILC 









only output voltage being sensed. However, the ILC based schemes have one 
disadvantage for use in practical applications which is that they generally need the 
design of a complex low-pass filter for cutting off learning at higher frequencies.  
 ‘B-spline network (BSN)’ [55-56], which is one kind of a neural network, utilizes 
piece-wise polynomial basis functions, known as B-splines or B-spline basis 
functions, to store information. Like other neural networks, a BSN can approximate 
arbitrary continuous functions to any degree of accuracy as long as the network used 
is large enough. Unlike the global weight updating scheme used in back-
propagation-based neural networks, the BSN operates with local weight updating 
scheme with the advantages of fast convergence speed and low computation 
complexity. These features make it more suitable for providing real time, on-line 
solutions, such as what is required in the present UPS inverter control, than 
feedforward ANNs with on-line backpropagation training. An example of a BSN 
based feedback controller applied to a power converter may be found in [57], where 
the network has been successfully applied to control a three-phase ac-dc PWM 
rectifier. 
In this research, a control scheme in which a feedforward BSN controller is used in 
TABLE 5.1   
COMPARISON OF EXPERIMENTAL STEADY-STATE PERFORMANCE OF ADALINE CONTROL 
SCHEMES, OSAP CONTROLLER AND HYBRID ILC  
OSAP Controller ADALINE Controller HYBRID ILC Different 
Loads  
THD(%) Peak Value(V) THD(%) THD(%) THD(%) Peak Value(V) 
Linear 
Load 
1.21 99.71 1.34 99.85 0.53 99.85 
Nonlinear 
Load 










parallel with a modified PD controller is proposed for UPS inverters. The BSN 
controller in [57] is a feedback type and requires as inputs several variables, such as 
line voltages and line currents, whereas the input of the proposed feedforward BSN 
is simply a sequence number k to indicate the sampling interval within the current 
cycle. The output of a BSN is a weighted sum of all B-spline basis functions. Also, 
unlike the feedforward multi-layer ANNs in [21], there is no nonlinear function to be 
implemented in the proposed B-spline network, which reduces the stress of 
computation and implementation. Moreover, the proposed controller is very easy to 
design, in contrast to the RC/ILC methods. This is so since only two main 
parameters, the B-spline support width and the learning gain, are to be determined in 
this approach. A third parameter, forgetting factor, which has been introduced in the 
present work to increase robustness, can be easily chosen based on trial and error or 
experience.   
An analytical model has been developed for the proposed system in the frequency 
domain based on which a stability analysis has also been carried out. The model is 
found to be similar to that of a scheme based on an iterative learning control (ILC).  
However, unlike in ILC/RC schemes, wherein a complex digital filter design 
involving both causal and non-causal parts needs to be designed, the design of the 
proposed BSN controller is shown to be simple requiring only two parameters, the 
B-spline support width and the learning gain, to be determined. A third parameter, 
forgetting factor, which has been introduced in the present work to increase 
robustness, can be easily chosen based on trial and error or experience.   
Detailed design formulas and methodology for determining the two parameters of 









frequency domain. As with PI/PID controllers, these two design parameters can even 
be determined by trial and error. A modified weights-updating law with ‘forgetting 
factor’ is introduced for the BSN controller in order to increase the robustness of the 
scheme. As with other learning controller schemes, a parallel controller, in this case 
a PD (Proportional-Derivative) controller, has been included in the scheme in order 
to improve the overall dynamic response. A PD controller has been chosen over, say, 
a PI or a PID controller, since fast dynamic response is the only concern for this 
controller as the BSN-controller is capable of delivering excellent steady-state 
response. The design of this PD controller is carried out using classical linear control 
methods.   
The experimental results show that the proposed controller can achieve very low 
total harmonic distortion, fast dynamic response and fast error convergence under 
different loads even with only one sensor.  
5.3.1 Proposed Controller 
In Section 4.2.2, the hybrid ILC was proposed for the UPS inverters. The hybrid 
ILC combines the ILC controller with a modified PD controller for improved 
dynamic performance. The following BSN controller is developed based on the same 
model that was adopted for the hybrid ILC controller. 
The proposed control scheme is shown in Fig. 5.9 and consists of two parallel 
parts:  









2. the feedback controller (PD controller). The same controller used in hybrid 
ILC was also used here. 
Thus, the controller may be written as 
( ) ( ) ( ) ( )ff fb refu k u k u k V k= + + ,                           (5.25) 
where uff and ufb are the outputs of the feedforward BSN controller and the feedback 
PD controller, respectively, and Vref is the reference input to be tracked (see Fig. 5.9).  
As mentioned earlier, the on-line learning ability of the BSN in the feedforward part 
can achieve low steady-state tracking error, while the feedback provided by the PD 
controller can improve the dynamic response of the UPS inverter. The feedforward 
of reference voltage is used as the major component of the control effect to achieve 
better tracking. 
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  As mentioned in Section 4.4.1, PD controllers are inherently noisy and hence the 
 









bandwidth of the chosen PD controller in (4.11) has been limited. With (4.11), the 
transfer function of the PD controller is again given by 
2
2
3( 1)( ) ( )
(2 3)( 2 3)rPD P D P D s
zG z k k D z k k
T z
−= + = + + + −                (5.26) 
Thus, ( ) ( ) ( )PDfbu z G z e z=  is the controller output in (5.25) corresponding to the PD 
controller. The parameters Pk  and Dk  were designed based on the classical auto-
tuning rule due to Ziegler and Nichols as mentioned in Section 4.4.1. 
5.3.2 BSN Controller 
A BSN utilizes piece-wise polynomial basis functions, known as B-splines or B-
spline basis functions, to store information. A B-spline of the order n consists of 
piecewise polynomial functions of order (n-1) [55-56]. In this research, only second- 
order B-splines are used to simplify the implementation. The function evaluation of a 
B-spline is generally called the membership and is denoted as µ  (see Fig. 5.11). 
That part of the input space for which µ  is unequal to zero is called its support. 
Generally, the support of a membership function does not cover the whole input 
space and the supports of the basis functions overlap each other. When the supports 
of the basis functions overlap each other by more than 50%, the BSN is called 
‘dilated’.  
According to the research on RC & ILC methods for UPS inverters [15-
16][32][41], a separate low-pass filter with high rate of attenuation to cut off learning 
at high frequencies is generally necessary. As we will discuss later, the proposed 
BSN controller inherently has such a low-pass feature which can be used to cut off 









frequency response properties. 
As part of this research, different dilations for the BSN to be used were 
investigated. It was found that a BSN with dilation 1 (50% overlap) was very easy to 
implement and analyze. However, it is shown in Fig. 5.10 that the gain magnitude for 
high-frequency components at around / 4 5dω =  is higher than -30db for a BSN with 
dilation 1. The experience with ILC design (Section 4.3.3) had shown us that 
attenuation greater than at least 30 db is required at high frequencies for stable 
operation. Since, the model of BSN is similar to that of ILC, a similar condition is 
adopted here. The high frequency attenuation provided by a BSN with dilation 1 can 
not meet this requirement to cut off the learning sufficiently at high frequencies. On 
the other hand, the gain magnitude is lower than -30 dB for a BSN with dilation 2 as 
shown in Fig. 5.10. Thus, such a BSN with dilation 2 (75% overlap) was found to be 
capable of meeting this requirement of high frequency attenuation satisfactorily. 
Though BSNs with higher dilations can result in even better performance, they are 
 









much more complex to implement and hence were not used. For example, with 
dilation 4 for 2nd order BSNs, there are 8 terms in the B-spline evaluation instead of 
4 for dilation 2, which will make the implementation computationally difficult.    
Unlike the feedback BSN controller in [57] which requires several input variables 
(line voltages and line currents) to be fedback, the input of the proposed feedforward 
BSN in Fig. 5.9 is simply the sampling sequence number k. Since the reference is 
periodic, the input space is [0, ]T  where the interval, T , is the fundamental period of 
the UPS inverter. To create an I/O mapping, the B-splines are placed on this domain 
of input value as shown in Fig. 5.11. To eliminate the implementation complexity 
brought by nonlinear functions, only a 2nd order B-spline was considered in this 
research which resulted in the use of simple piece-wise first order algebraic 
functions. As mentioned earlier, the supports of the basis functions in the proposed 
BSN overlap 75%. For each input, the sum of the memberships of all basis functions 
equals 2 as shown in Fig. 5.11.  
 









The part of the input space for which ( )i kµ  is not equal to zero, the support of the 
B-spline, equals d . In our control problem, with the time interval of interest equal to 
[0, ]T , let there be M  equally spaced B-splines. Then, the B-spline support (or 
width) can be shown to be given by 4 3
Td M= − . Moreover, within one B-spline, there 
are 2m  samples, where /(2 )sm d T=  , with the total number of sampling points being 
/ sT T .  
The output of the BSN is a weighted sum of the B-spline evaluations as shown in 









=∑ ,                            (5.27) 
where k  is the index of sampling interval, j  denotes the jth repetitive operation, jiw  
is the weight for B-spline i  in iteration j , and ( )i kµ  is the function evaluation, or 
membership, of the   ith  B-spline.  
It may be noticed that there are only 4 active B-splines ( ( ) 0i kµ ≠ ) at any time as 
 









shown in Fig. 5.12. For example, if st kT=  is between A and B in Fig. 5.12, the 
indexes of four active B-splines are kM , 1kM + , 2kM + , 3kM +  where 
2 1k
kM m
⎡ ⎤⎢ ⎥⎣ ⎦
= +  and [ ]•  is a flooring operator which rounds off the number to the 
nearest lower valued integer. Between B and C the indexes of four active B-splines 
are changed to 1kM + , 2kM + , 3kM + and 4kM + .  
Define a parameter ak which varies from 0 to 1 within half of the B-spline support 
interval (AB) shown in Fig. 5.12. Thus, 
2 2
k
k ka m m
⎡ ⎤⎢ ⎥⎣ ⎦
= −                              (5.28) 
 By using geometrical analysis between point A and B, we note that the function 
evaluation of B-spline 3kM +  is always / 2ka . Similarly, we can show that the 
function evaluations µ  of the other three active B-splines ( kM , 1kM + , 2kM + ) are 
(1/ 2 / 2)ka− , (1 / 2)ka− and (1/ 2 / 2)ka+  respectively. Therefore, according to (5.27), 
the output of the BSN in iteration j at time skT  is given by 
1
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      (5.29) 
From one fundamental cycle to the next one, the weight of the B-spline ‘i’ in 
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error of the previous iteration (j-1). Though /0 *
sT T
l=∑  is used, the calculation is 
actually simple because ( ) 0i lµ ≠  for only time d. Unlike in the other BSN based 
learning methods outlined in [55-56], the forgetting factor α  is introduced in the 
present work to increase the robustness of the BSN controller. Although the BSN 
controller with the forgetting factor added cannot make the tracking error converge 
to zero, the tracking error is kept within a certain bound, which is small enough for 
industry applications. A point to be noted here is that, in any case, the zero tracking 
error exists in theory. Due to the switching involved in power converters, it is not 
possible to achieve zero tracking error in power electronic systems. It was verified in 
the experimental work that the tracking error will not converge without the 
introduction of the forgetting factor.  
As may be noted, the design of BSN controller requires only two main parameters 
to be determined: the B-spline support d and the learning gain γ . The third 
parameter, the forgetting factor α is easily set by trial and error during the 
experimental stage or by experience. In the following sub-section, a frequency 
domain analysis of the proposed BSN controller is first presented. The results of the 
analysis are then used in the subsequent sub-sections to develop the required 
guidelines for the selection of the design parameters, d and γ .  
5.3.3 Frequency Domain Analysis of the BSN Controller 
From (5.27) and (5.30), it can be shown that the output of the BSN controller can 
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dl mTµ= = =∑ , (Appendix I) equation (5.31) can 
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Since 22
sin( / 4)( ) ( )/ 4
dH d
ωω ω= [55], exp( )sz j Tω=  and 2 s
dm T= , Eq. (5.33) can be 
changed to 
 1 1( ) (1 ) ( ) 2 ( , , ) ( )j j jff ff ku k u k H a d e kα γ ω− −= − +                     (5.34) 
with 
(1 ) / 4 / 4
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It must be pointed out that (5.34) only represents the behavior of the BSN controller 
in the frequency domain and does not represent its actual implementation. Also, in 
(5.34), the function ( , , )kH a dω  is not a fixed transfer function. It is, in fact, time 
varying with ka  not remaining constant over time. In addition, ka  is also an integral. 
Thus, it is impossible to implement (5.34) directly. The real implementation of the 
BSN controller is carried out only by performing the operations in (5.27) and (5.30). 
If ka  is constant, ( , , )kH a dω  is actually a low-pass filter. Though ka  is actually 
time varying from 0 to 1, the frequency responses of ( , , )kH a dω  with different 
constant ka  are similar within interested frequency range as will be shown later.  
More discussion of (5.34) can be found in the part of design of d.   









similar to that of the learning law used in the ILC method if ( , , )kH a dω  is replaced 
by a low-pass filter with fixed parameters. However, the design of the low pass filter 
in the ILC methods involves normally the use of a complex design procedure 
[32][41]. In the present neural network controller based on BSN, the function 
( , , )kH a dω  occurs internally in the model of the BSN controller. This function 
behaves as a time-varying low-pass filter once (5.27) and (5.30) are implemented. As 
will be further discussed in following section, this function has the desirable filter 
characteristics needed in a UPS controller application. With only two main 
parameters to be selected, the design of the BSN controller, as will be shown in the 
next section, is very simple. The complex procedures for designing filters in ILC 
methods are avoided.   
By substituting (5.26), (5.25) and (5.34) into (4.6), and by assuming that the model 
of the inverter ( )P z  has all the features necessary for error convergence mentioned in 
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       (5.35) 
Here, ( )C zG  is the transfer function of the closed loop system with the PD controller 
and is defined as follows:  
( )( )
1 ( ) ( )PDC
z P zG G z P z= + .                           (5.36) 
Because α  is generally very small, we can approximately achieve 









Obviously, if we can make 1 2 ( , , ) ( ) 1k CH a d G zγ ω− < , the tracking error will 
become progressively smaller and finally decay to zero theoretically. With e j Tsz ω= , 
the error convergence requirement of the proposed BSN controller is  
1 2 ( , , ) ( ) 1sCkH a d G j Tγ ω ω− <                            (5.27) 
for all the frequencies from 0 to Nyquist frequency. In order to ensure rapid error 
convergence, the error decay factor of the BSN controller, defined as 
1 2 ( , , ) ( )sCkH a d G j Tγ ω ω−   should be made as small as possible. The stability 
requirement in (5.27) is similar to that in the design of the hybrid ILC in Chapter 4.2.  
It may be noticed that the above frequency analysis is suitable for BSN controllers 
used in other applications also provided a similar controller structure is used. 
5.3.4 Design of B-spline Support d  
Because there are only two main parameters of the BSN controller to be selected, 
the design of the BSN controller is extremely simple. Though the parameters can 
even be determined by trial and error, the following design guidelines are presented 
based on the theoretical analysis in frequency domain in above section. 
The closed loop transfer function, ( )sCG j Tω , will be typically slightly under 
damped in order to achieve good transient response and phase margin and thus will 
have a resonant peak at some frequency maxω  as shown in the Bode plots in Fig. 4.6 . 
Due to this, the phase shift goes beyond -90 degrees rapidly around this resonant 
frequency as shown in Fig. 4.6. Hence, it would be difficult to satisfy the 










Fig. 5.13 Magnitude Bode plot for ( , , )kH a dω   
 









Therefore, a low-pass filter to cut off the learning for frequencies higher than the 
closed resonant frequency is necessary. In the BSN controller, the B-spline support 
d  is chosen appropriately to enable the B-spline network itself to act as the required 
low pass filter.  
It may be noticed that for a given ka , ( , , )kH a dω  is a function of / 4x dω= . In 
order to investigate the frequency response with varying ka , the magnitude and 
phase plots of ( , , )kH a dω  for different ka  values are shown in Fig. 5.13 and Fig. 
5.14. Here, the ka  values are assumed to be constant, though they are not so in the 
actual case. The magnitude curves for difference ka  values (Fig. 5.13) are nearly 
identical and differ only very slightly. All the magnitude curves of were found to 
have a notch feature at a value of x nearly equal to π, that is at / 4x dω π= = .  This 
may also be seen from (5.22) in which π4ω  as   0ω →→ /d)d,a,(H k .  At high 
frequencies, the phase shift curves with different ka  values do differ considerably. 
However, the phase shift is quite small (nearly zero) prior to the notch point even 
with different ka  values. Thus, at frequencies lower than the notch frequency nω  of 
( , , )kH a dω  ( 4 /n dω π= ), the time varying nature of ka  does not affect the 
frequency response much and hence is conveniently ignored here. It may be noted 
that Fig. 5.13 and Fig. 5.14 are normalized plots and they are valid for different 
designs of the BSN controller.  
To verify that the varying ka  does not affect significantly the expected frequency 
response characteristic of ( , , )kH a dω  within the frequency range of interest, a 









frequency response of ( , , )kH a dω . The response obtained through such a simulation 
would include the effect of the varying  ka  also. The frequency magnitude and phase 
plots obtained through simulation are shown in Fig. 5.15 and Fig. 5.16 respectively. 
It can be seen that the simulated magnitude response is almost identical to the 
theoretical response curve in Fig. 5.13. Also the simulated phase shift is small (<20 
degree) before the cut-off point given by / 4x dω π= = . Therefore, as has been 
assumed, the varying ka  does not greatly affect the frequency response of 
( , , )kH a dω  in the frequency range of interest. 
Based on the requirements of the filter used in the ILC controller [41], the 
following are the requirements for the frequency response of ( , , )kH a dω  in order to 
meet the error convergence requirement in (5.37).  
1. It should cut off the gain rapidly after the resonant frequency of ( )CG z  and 
maintain the high attenuation for all the frequencies higher than the resonant 
frequency in order to cut-off the learning at these frequencies.  
2. It should also have low phase shift for frequencies lower than the cut-off 
frequencies. 
A study of Fig. 5.13, Fig. 5.14, Fig. 5.15 and Fig. 5.16 reveals that the frequency 
response of ( , , )kH a dω  meets both requirements. Therefore, we only need to design 
the support d to make the cut-off frequency of ( , , )kH a dω  lower than the closed-
loop resonant frequency. 
Since the notch point occurs at / 4dω π= , the notch frequency nω  of ( , , )kH a dω  
is lower with a higher value of BSN support d and vice versa. Thus, the desired 









The design criterion is that the notch frequency of ( , , )kH a dω , 4 /n dω π= , should 
be lower than the closed-loop resonant frequency, maxω . Thus,  
max4 /n dω π ω= <                            (5.38) 
Therefore, the BSN support d should satisfy the following inequality:   
max
4d πω>                                 (5.39) 
 
Fig. 5.15 Magnitude plot of ( , , )kH a dω  in simulation verification 
 









If a value of d much higher than the lower limit given by (5.39) is used, then notch 
frequency nω  of ( , , )kH a dω  will be much lower than the resonant frequency maxω  of 
( )CG z . Though the error convergence requirement in (5.37) will always be satisfied 
in this case, the error decay factor for some frequency components less than the 
resonant frequency will be close to unity. Thus, the proposed BSN controller will not 
be effective in reducing the error for components with these frequencies.  
The tracking error in the output voltage of the inverter is mainly due to nonlinear 
loads that may be connected to the inverter. It has been shown that the frequencies of 
the major components of a typical nonlinear load current waveform are below 550Hz 
[28]; hence the major components of the tracking error will also be below 550Hz. 
Therefore, the notch frequency /(2 )n nf ω π=  of ( , , )kH a dω  must be kept higher 
than 550Hz. This gives rise to the following additional upper limit for the value of d. 
1
275
d <                                 (5.40) 




dπω < <                               (5.41) 
Here, the d value should be chosen as close to the lower limit in (5.41) as possible. 
5.3.5 Choice of the Learning Gain γ   
As indicated earlier, the speed of error decay is determined by the error decay 
factor 1 2 ( , , ) ( )sCkH a d G j Tγ ω ω− . For fast error convergence, this factor should be 
made as small as possible. With a small γ  value, though the error convergence 









slow. On the other hand, with too large a learning gain, the error convergence 
requirement in (5.37) may not be satisfied.  
With d chosen to be close to the lower limit in (5.41) , the gain of ( , , )kH a dω  will 
be very close to unity up to maxω , the resonant frequency of ( )CG z , and then will fall 
off rapidly with frequency as shown in Fig. 4.6. As shown in Fig. 4.6, at low 




γ = ,                                (5.42) 
the error decay factor will be nearly zero up to almost the closed-loop resonant 
frequency, maxω , and very fast error decay can be expected. 
5.3.6 Effect of Forgetting Factor α  
As in the hybrid ILC controller discussed in Chapter 4, the forgetting factor α  is 
introduced in the current BSN-based control scheme also to enhance the robustness 
of the controller against noise, initialization error and variations in system dynamics. 
The introduction of this factor and the issues regarding the selection of its value are 
similar to these given in Section 4.2 for an iterative learning controller. These are 
summarized below. 
It was found both in experiments and in simulations that without the forgetting 
factor, the BSN-based control system tended to become unstable perhaps due to the 
switching ripple/noise in the power converter system. Thus, the chosen α  should not 
be very small in order to avoid such unstable operations. On the other hand, a large 









equation for steady-state tracking error with the proposed controller. 
( ) ( )
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            (5.43) 
Therefore, a trade-off is needed between robustness and tracking performance of the 
BSN controller in choosing the value of α . For a high-performance UPS inverter, 
the forgetting factor should be kept small, say less than 0.05. The lower limit of α  is 
determined by the practical setup of the inverter, such as the noise level of 
measurement. The learning gain also determines the forgetting factor. Generally, a 
greater forgetting factor was found to be needed to guarantee error convergence 
when a higher learning gain is applied. In our work, an experimental approach was 
taken in deciding on the value of the forgetting factor to be used. Thus, 0.05α =  was 
firstly tried then it was reduced to find the smallest forgetting factor that can achieve 
convergence and a certain stability margin.  
5.3.7 Design Steps of the Proposed Control Scheme 
With a specified UPS inverter, the design steps may be summarized as follows: 
  
Step 1. Determine parameters of PD controller Pk  and Dk . 
This may be done by the tuning approach or by any other suitable method.  
Step 2. Calculate ( )sCG j Tω  and determine its resonant frequency maxf  and its low 
frequency gain GA .  
It must be made sure that maxf  is at least equal to 550 Hz. This would ensure that the 









components at least up to this frequency. 
Step 3. Determine BSN support ‘d’. 
This is done by using design formula (5.41). A value close to the lower limit in 
(5.41) may be chosen so that the notch frequency, fn, of the transfer function, 
( , , )kH a dω , of the B-spline network is close to fmax, the resonant frequency of the 
closed loop transfer function, ( )sCG j Tω . A margin may be provided by using a 
higher value of d so that the gain of ( , , )kH a dω  rolls off prior to the large phase 
change introduced ( )sCG j Tω  near fmax. However, the higher limit of (5.41) should be 
met for ensuring the steady-state performance anyway. 
Step 4:  Determine the BSN learning gain γ . 
This is done by using (5.42). 
Step 5. Chose the forgetting factor α . 
Initially a value of 0.05 may be chosen. This may be reduced further in experiments. 
Thus, while the theoretical analysis may be considered complex, the actual design 
equations and implementation are straightforward and simple.   
5.3.8 Comparison with the Hybrid ILC Scheme 
The proposed BSN-based controller is compared with the hybrid ILC proposed in 
Chapter 4,  
The parameters of the PD controller are the same as those used in hybrid ILC. The 
closed loop response, ( )sCG j Tω , is shown in Fig. 4.6. From the closed loop 









max 5320 /secradω = . According to (5.41), 0.00236 0.00364d< < . To make m an 
integral value and also to provide a design margin, the BSN support d was selected 
as 0.0032d = . According to (5.42), the learning gain is 1 0.6652 GAγ = = . In 
experiments, by trial and error, a forgetting factor 0.02α =  was selected and used. 
As we are aware, the design of hybrid ILC requires that a suitable zero-phase filter 
1 2( ) ( ) ( )zeroF z F z F z=  is designed in frequency domain. This filter is used to 
compensate the resonance peak so as to ensure error convergence. The filter has to 
have the following characteristics. 
1) Cut-off frequency near the resonant peak 
2) Magnitude curve falling off abruptly with a high descending rate 
3) High attenuation to all components higher than cut-off frequency 
4) Low order so as to be implementable 
It is difficult to design a digital filter which meets all these requirements by 
theoretical analysis. It was also found that the filter generated by using CAD 
software MATLAB toolbox has a very high order. Therefore, following procedures 
were used to design a suitable zero-phase filter 
1) A low-order FIR filter ( )zeroH z  with all the coefficients normalized to one 
was designed with cut-off frequency around resonant frequency. It is 
generally based on experience. 
2) The zero-phase filter was generated from the FIR filter by using  
1
1( ) ( ) ( )zero zeroF z H z H z









3) The bode plot of ( )sCG j Tω  and 1( )( )s sCG j T F j Tω ω  were generated by using 
CAD tools such as MATLAB. Designer needs to determine if the zero-phase 
filter meets all the requirements listed above. 
4) If the attenuation is not high enough, either go to step 1 to redesign the FIR 
filter or multiply 1( )sF j Tω  to another zero-phase filter. 
By following the above design procedure, the following two zero-phase noncausal 
filters were designed to cut off the learning of the ILC around the resonant frequency 
of ( )sCG j Tω  as also presented in Chapter 4.   
5 3 2 1 2 3 5
1
2 2 4 2 2( ) 16
z z z z z z z zF z






−+ +=  
To make the error convergence as fast as possible, a time advance unit z  was 
chosen in ( )zΦ  for the ILC to compensate for the phase delay introduced by the L-C 
filter. Additionally, in the experiments, a learning gain 1.33γ =  and forgetting factor 
α=0.02 were used for ILC method. 
In summary, the design of the zero-phase filter for ILC controller is tedious and 
time consuming. Even with CAD software, both filter design experience and partial 
trial and error are needed. Without appropriate CAD software, it is almost impossible 
to design the zero-phase filters needed for the ILC based controller.     
On the other hand, it may be noted that the design of proposed BSN controller can 
be easily completed by hand-calculations. Moreover, because only two parameters 









be conveniently determined by trial and error, while performing either the 
simulations or the experimental work.  Simplicity and ease of design are the main 
advantages of the proposed BSN controller over the ILC controller.  
5.3.9 Comparison of Multi-layer NN Controller and the BSN Controller 
In order to demonstrate that the BSN controller is much easier to implement 
compared to the conventional multi-layer ANN controller, a detailed comparison of 
the digital implementation of the BSN controller and the multi-layer ANN controller 
proposed in [21] was carried out.    
In [21], an off-line trained multi-layer feedforward ANN controller was used to 
control the UPS inverters. The ANN controller has a 5-3-1 structure (five inputs, 
three nodes in hidden layer and one output node). The nodes on the hidden layer 
have sigmoid functions, and the output node has a linear transfer function. Though 
the ANN controller was implemented by analog circuits in [21], it can also be 
implemented by software like the BSN controller. Table 5.2 presents the 
implementation comparison of the ANN controller [21] and the BSN controller 
based on the amount of multiplications, additions, sigmoid functions and sensors 
required. It may be noted that even though the proposed BSN controller is on-line 
trained, it still requires less multiplication and addition steps, than the off-line trained 
multilayer feedforward ANN controller. Moreover, there is no calculation of 
TABLE 5.2 
IMPLEMENTATION COMPARISON OF THE MULTI-LAYER ANN CONTROLLER AND THE 
BSN CONTROLLER 
 
 BSN Controller Multi-layer NN Controller 
 Multiplication 13 18 
Addition 21  22   
Sigmoid Function 0 3 
Sensors 1 3 










nonlinear sigmoid functions needed for the BSN controller. Thus, the on-line BSN 
controller requires much less computation effort compared to the off-line multi-layer 
ANN controller. Due to the advantages of ease of implementation, less sensors and 
on-line training, it is concluded that the BSN controller is more suitable for UPS 
inverters than conventional multi-layer neural controllers. 
5.3.10 Experimental Results 
Fig. 5.17 shows the experimental steady-state output voltage and the load current 
  
Fig. 5.17 Experimental steady-state waveforms with the BSN controller under rated resistive load 
 Channel 1: Output Voltage: 50V/div 10ms/div; Channel 2: Load Current: 5A/div 10ms/div 
 
 
Fig. 5.18 Output voltage and current waveforms with the BSN controller under nonlinear load  









waveforms of the inverter with the proposed BSN controller at full resistive load 
with an α of 0.02. The output voltage had a low THD of 0.59% and the fundamental 
output voltage was 99.83V. Fig. 5.18 shows the effect of non-linear load on the 
performance of the inverter with the proposed BSN controller. The THD of the 
output voltage was only 1.02% and the fundamental voltage was 99.85V. The figures 
and data clearly show that the proposed BSN controller can achieve excellent output 
voltage waveforms with very low THDs under different loads. 
Table 5.3 shows the comparison of experimental steady-state performances 
obtained with the BSN controller and the hybrid ILC scheme. The table shows that 
both the proposed BSN controller and the hybrid ILC scheme can achieve very low 
THDs in the output voltage under different loads. Thus, the proposed BSN controller 
can achieve similar steady-state performance as the hybrid ILC scheme.  
In order to investigate the convergence speed of the proposed BSN controller with 
different learning gains, the following procedure was adopted. 
TABLE 5.3   
COMPARISON OF EXPERIMENTAL STEADY-STATE PERFORMANCE OF THE PROPOSED BSN 
CONTROLLER AND HYBRID ILC SCHEME  
Hybrid ILC Scheme BSN Controller Different 
Loads  
THD(%) Peak Value(V) THD(%) Peak Value(V) 
Linear 
Load 
0.53 99.85 0.59 99.83 
Nonlinear 
Load 









Firstly the PD controller plus the feedforward reference signal is applied to the 
inverter feeding a nonlinear load. The BSN controller is then started at the beginning 
of the third cycle. The experimental waveform of the error convergence following 
the switching on of the BSN controller is shown in Fig. 5.19. Here, the learning gain 
γ  was set at the design value of 0.665. Fig. 5.20 shows the plot of how fast the THD 
converges to the final steady state value when different learning gains are applied to 
the BSN controller. It shows that very fast error decay can be achieved when γ  is 
 
Fig. 5.19 Experimental error convergence with proposed BSN when 0.665γ =                       
 
 











selected to be 0.665.  
Compared with the convergence speed of hybrid ILC in Fig. 4.15, the error 
convergence with the proposed BSN controller is slightly slower but not 
significantly so. The faster speed with the hybrid ILC is perhaps because of the 
precise design of zero-phase filter and phase compensator adopted in its design. 
However, the error convergence speed with BSN controller is still fast enough for 
industrial applications.  
Fig. 5.21 demonstrates the transient performance of the BSN controller when the 
load is changed from no load to full resistive load in a step fashion. The maximum 
transient tracking error is around 20V (with the reference voltage amplitude set at 
100 V), which is almost the same as the performance of the hybrid ILC because the 
PD controller determines the transient performance in both the schemes.   
For comparison purposes, the same inductor voltage compensator presented in 
Section 4.7.1 was also implemented with the BSN controller to replace the PD 
controller. The block diagram of the BSN Controller with Inductor Voltage 
Compensation (IVC BSN) is shown in Fig. 5.22. Fig. 5.23 shows the transient 
performance of the IVC BSN when the load is changed from no load to full resistive 
load in a step fashion. The maximum transient tracking error is less than 10V, which 
is quite small. Thus, IVC BSN can achieve faster dynamic response when compared 
to the BSN controller with the PD controller. However, as mentioned earlier, IVC 
feedforward requires that the load current be also sensed. Therefore, if a high-
bandwidth load sensor is already in place in the system, then IVC BSN is preferred 
due to its superior transient performance. 









are also very fast. Only about three fundamental cycles are needed for error 
 
Fig. 5.21 Experimental transient response with the proposed BSN controller                        
 
Fig. 5.22 Block diagram of the BSN controller with inductor voltage compensation                  
 
 











convergence. Thus, the above results have shown that the proposed BSN controller 
can achieve very low steady-state total harmonic distortion, fast error convergence 
under different loads and reasonably fast dynamic response.  
5.4 Chapter Conclusions 
 Based on the revised model of the inverter, an ADALINE identifier was proposed 
to estimate the load condition in real time. Though the estimation was not so 
accurate, the approach helps to improve the performance of the inverter. 
Experimental results show that the ADALINE controller together with the 
ADALINE identifier can achieve satisfactory performance with only output voltage 
being sensed.     
A B-spline network controller that is easy to implement was proposed for UPS 
inverters. Detailed design formulas for the two parameters of B-spline network: the 
B-spline support width and the learning gain, were given based on stability analysis 
in frequency domain. A parallel PD controller or feedforward controller (Inductor 
Voltage Compensation) can be adopted for improved dynamic performance. The 
experimental results show that the proposed BSN controller can achieve very low 
total harmonic distortion and fast error convergence under different loads. Compared 
with the ILC schemes, the proposed BSN controller is easier to design because it has 
only two parameters to be tuned. These two parameters can even be determined by 
trial and error like those of PD/PI controllers. Compared with the conventional multi-
layer feedforward ANN controller, the BSN controller is less complex and simpler to 











In Chapters 3, 4 and 5, the instantaneous feedback control methods and learning 
control methods were presented for high-performance UPS inverters. Since the 
design of UPS inverters, such as switching frequency and choice of 
inductance/capacitance values also affect the performance of inverters, the design 
issues of UPS inverters are introduced in this chapter and discussed with reference to 
the inverter’s performance. 
In Section 6.2, the design guidelines for parameters of inverters, such as choice of 
switching frequency, inductance and capacitance values are discussed based on 
analysis in frequency domain. There is no standard L-C filter and load defined for 
evaluating the performance of UPS inverters. Hence, it is difficult to judge whether a 
load is heavy or light for a specified L-C filter, and this causes difficulty in 
evaluating the performance of inverter controllers. To address this issue, a parameter 
named “real rated load” (RRL) is proposed for the resistive load in Section 6.3 to 
measure the loading relative to the L-C filter. This makes it possible to compare 
control performance of UPS inverters with different parameters of L-C filter and 
different resistive loading. In Section 6.4, the guidelines for designing dc voltage is 
presented. According to the proposed design guidelines, the detailed steps for 
designing UPS inverters and an example are presented in Section 6.5. The example 
corresponds to the UPS inverter design used in Chapters 3, 4 and 5.     
Chapter 6 









6.2 Design Issues in UPS Inverters 
6.2.1 Switching Frequency and PWM Methods 
Because of the relative ease in filtering harmonic voltages at high frequencies, it is 
desirable to use as high a switching frequency as possible. This is generally true, 
except for one significant drawback: switching losses in the inverter switches 
increase proportionally with the switching frequency. Therefore, in most 
applications, the switching frequency is selected to be either less than 5 kHz when 
the power rating is tens of kilowatts or greater than 20 kHz to be above the audible 
range in lower power applications. Thus, frequencies between 5 kHz and 20 kHz 
have not been typically preferred for switching. 
There are two kinds of popular switching methods that could be used for full-
bridge UPS inverters: the PWM method with bipolar voltage switching and PWM 
method with unipolar voltage switching [60]. The modulation method, output 
waveform of the bridge and harmonic spectrum with bipolar switching are presented 
in Fig. 6.1. Here, dV  is the dc voltage of the inverter, controlu  is the calculated 
control effect and triu  is the triangle waveform for modulation. A simple sine-PWM 
method of modulation has been assumed here to illustrate the concepts behind 
unipolar and bipolar switching. Also, for clear demonstration, the frequency 
modulation index fm  is chosen as 15 and the amplitude modulation index am  is 
chosen as 0.8.  For the bipolar PWM, the diagonally opposite switches (s1,s2) and 
(s3,s4) from the two legs of the inverter in Fig. 1.1 are switched as switch pairs 1 and 










output voltage switches between two levels: dV−  and dV+  voltage as shown in Fig. 
6.1b. That is the reason why this type of switching is called PWM with bipolar 
 
Fig. 6.1 PWM with biopolar voltage switching 
 









voltage switching. As shown in Fig. 6.1c, the maximum harmonic component is at a 
frequency of 1fm f  with bipolar switching. 
Corresponding waveforms with the unipolar switching method are presented in 
Fig. 6.2. In the case of unipolar PWM, the switches in the two legs of the full-bridge 
inverter are not switched simultaneously, as in the bipolar PWM scheme. Here, the 
two legs of the full-bridge inverter are controlled separately by comparing triV  
waveform with signals controlu+  and controlu− , respectively as shown in Fig. 6.2a. 
Hence, the output waveform of the bridge switches between dV+  and 0 in the 
positive half-cycle of controlu  and between dV−  and 0 in the negative half-cycle of 
controlu , as shown in Fig. 6.2b. As shown in Fig. 6.2c, the maximum harmonic 
components are at a frequency of 1(2 1)fm f±  with unipolar switching. 
The PWM method with unipolar voltage switching has the following advantages 
compared to the one with bipolar switching [60]. Due to these, this method is 
preferred for use with full-bridge inverters compared to the bipolar switching 
method. 
1. Unlike unipolar switching, the scheme does not have any output harmonics 
around the switching frequency. The lowest harmonics occur at the side bands 
around double the switching frequency. This may be seen from the harmonic 
spectrum shown in Fig. 6.1c and Fig. 6.2c. Also the harmonic magnitudes (for 
a given harmonic order) are less than those with unipolar switching method. 
Due to these reasons, the cut-off frequency of L-C filter can be set much higher 
with the unipolar PWM method, resulting in the use of smaller capacitance and 










2. The voltage jumps in the output voltage at each switching are reduced to dV , as 
compared to 2 dV  in the bipolar PWM. Due to this, the switching losses in the 
power switches are reduced, and the ripple in inductor current is reduced. 
3. The scheme results a smaller ripple in the current on the dc side of the inverter 
compared to that with bipolar PWM. This leads to lower filter requirements on 
the input side. 
6.2.2 Cut-off Frequency of L-C Filter 
There are several requirements to be satisfied in determining the cut-off frequency 
of the L-C filter.    
The major function of the L-C filter is to attenuate the switching harmonics on the 
output voltage of the inverter. The cut-off frequency of the L-C filter should be 
chosen to achieve suitable attenuation of the switching harmonics. On the other 
hand, cut-off frequency also determines the curve of open-loop output impedance as 
discussed in Chapter 2. Around the cut-off frequency, the output impedance is 
generally very high due to the resonance introduced by the L-C filter. Because the 
load current harmonic components are all generally at low frequencies, we can 
design the cut-off frequency so as not to amplify the harmonics of load current due to 
the resonance of the L-C filter.  
Assuming there is no load, the model of an inverter is 
2
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Generally, the cut-off frequency 1
2c
f
LCπ=  is selected to attenuate the ratio of 
each of the filter output harmonics to the corresponding input harmonic due to 
switching to below 3% [61]. Thus, based on this consideration of PWM harmonics, 
the following inequality should be satisfied. 
2
1 0.03











π ω ≤−                              (6.3) 
Or, 0.027162cf ω≤                              (6.4) 
Here, ω  is the frequency of the harmonic component being considered. For the 
selection of cf , the worst-case harmonic component ω  must be chosen in (6.4). The 
worst case ω  will be based a combination of the harmonic frequency value and the 
attenuation required. For the bipolar switching method, as shown in Fig. 6.1c, the 
worst case ω  equals 2 sfπ , where sf  is the switching frequency. For the unipolar 
switching method as shown in Fig. 6.2c, the worst case harmonic frequency equals 
12 (2 )sf fπ − , where 1f  is the fundamental frequency.  
Fig. 2.3 shows the output impedance of the UPS inverter and also shows the 
resonant peak corresponding to the pair of complex poles. This pair of resonant poles 
causes a high impedance point in the frequency characteristics and exists for any 
second-order filter. Any harmonic current drawn by the nonlinear load at a frequency 
in the vicinity of the pole will be reflected as a substantial voltage harmonic 









Since any L-C filter will contain at least one resonant peak, it is theoretically 
impossible to design the filter to handle all conceivable types of loads. However, by 
properly placing the open-loop poles, most of the realistic and presently available 
nonlinear loads may be tolerated even with an open-loop system. It has been found 
that most nonlinear loads draw current with odd harmonics only. Furthermore, the 
dominant harmonic component is typically the 13th harmonic or less [28]. Therefore, 
the following should be taken note of in selecting the cut-off frequency.   
1. All odd harmonic frequencies to be avoided.  
2. All harmonic frequencies below approximately 13th are to be avoided. This 
ensures that harmonic components below 13th in loads current are not 
amplified due to presence of the resonant peak in the output impedance.  
3. All harmonics above the 20th are also to be avoided. Since the width of 
resonant peak tends to increase as the pole frequency increases, thereby 
reducing sharpness and increasing the amplification bandwidth. Fig. 6.3 shows 
the frequency response of the output impedance Z. Here, the bandwidth 
/cBW f Q= , where Q is the quality factor of Z as determined by parasitic 
resistances. As cf  increases with a similar Q value, we may note that the 
bandwidth BW  also increases. For example, the bandwidth BW  will be 
doubled if cf  increases from 15
th to 30th. This indicates that if cf  is kept very 
high (say above the 20th harmonic), then correspondingly the bandwidth will 
also increase resulting in a greater number of harmonics being amplified due to 
filter resonance. Due to this reason, it is recommended that the cut-of 









In conclusion, if the switching frequency is so low that the cut-off frequency of the 
L-C filter has to be below the 13th harmonic according to (6.4), then the pole should 
be placed at the even harmonic with highest frequency allowed. Otherwise, one of 
the odd harmonic frequencies 15th, 17th or 19th are preferred. 
6.2.3 Inductance and Capacitance Values 
The voltage harmonics in the output voltage can be calculated by applying 
superposition to the equivalent circuit in Fig. 2.2a. The two sets of harmonics, caused 
(a) by the switching ripple in the output voltage of the inverter bridge and (b) by the 
load current, can be added. Historically, in order to reduce the effect of the output 
impedance due to the load current with an open-loop controller, the inductance value 
was lowered and the capacitance value was increased to realize a given cut-off 
frequency [1]. This would result in low output impedance under open-loop 
conditions and the inverter can work as a near ideal voltage source. However, the 
 









inductor current, device current and dc current of the inverter will be increased due 
to additional circulating current in the filter due to the increasing of the capacitor 
value. On the other hand, it was shown in [61-62] that advanced control techniques 
for UPS inverters can achieve high performance even when L-C filters with high 
output impedance are used. In general, however, high performance controllers may 
require a greater number of wide-bandwidth sensors and also more powerful 
processors. Thus, a compromise between choice of L-C filter and controller 
performance will be necessary in each application in order to meet the inverter 
performance goals.  
A trial and error approach to determine the inductance and capacitance values 
seems appropriate. A control approach has to be selected first before inductance and 
capacitance values are chosen. If the design values of inductor and capacitor do not 
meet the desired output voltage quality, they are then changed appropriately. That is, 
the capacitance value can be increased while the inductance decreased for improving 
output voltage quality.  
On the other hand, if the chosen controller is capable enough, designers do not 
have to choose the inductance and capacitance values for the sake of minimizing 
output impedance. In this case, the following economic objective may be minimized 
when determining inductance and capacitance values. 
L ICEC C C C= + + ,                            (6.5) 
where LC , CC  and IC are the cost of inductor, cost of capacitor and cost of power 
electronics devices, respectively. Other costs such as controller/sensor costs may also 









 It is important that while carrying out research in the control of UPS inverters, the 
parameters of L-C filter resulting in small output impedance should not be chosen. 
Thus, the inductance should be large enough to effectively challenge the control 
approach. Otherwise, good performance can be achieved even with an open-loop 
controller. 
6.3 UPS Loading 
As mentioned in Chapter 1, the performance of UPS inverter is generally evaluated 
by the following testing criteria: 
1. To meet the specified THD and fundamental RMS values under a nonlinear 
load with a typical crest factor (CF) of three, 
2. To meet the specified THD and fundamental RMS values under rated linear 
load, and  
3. To meet the transient performance requirements of the output voltage when the 
load changes from no load to rated resistive load and vice versa.  
As discussed in the previous section, the performance of inverters is not only 
determined by the controller, but also determined by the load. With the same 
controller and L-C filter, the inverter achieves better performance when the load 
current is low. Moreover, with a nonlinear load, lower slew rates of load current 
(di/dt) can also be expected to result in better performance.  
To illustrate the effect of extent of loading on steady-state performance, 
simulations were carried out under open loop conditions on the inverter with the 
parameters shown in Table 2.1. The summarized results in Table 6.1 clearly show 









control when the load is light. 
Since there are no standards for the L-C filter component values and loads for 
testing and evaluating the performance of UPS controllers, different parameters have 
been selected and used by different research teams. This makes it difficult to 
compare the performance of different controllers reported by different researchers.  
An index named ‘real rated load’ (RRL) is proposed here for characterizing the 
extent of loading relative to the L-C filter, in the case of resistive loading. With this 
parameter, besides the THD value and the fundamental RMS value, the RRL at 
which this performance was achieved will also be considered in evaluating the 
performance of a controller for the UPS inverter.   






= ,                             (6.6) 
where R  is the rated resistive load of the UPS inverter and 1f  the fundamental 






ω= −                                 (6.7) 
Thus, this index normalizes the load resistance in terms of the filter output 
impedance used. Generally, the smaller the RRLR  the more difficult it is for the 
TABLE 6.1   
OPEN-LOOP REGULATION WITH RESISTIVE LOAD 





















controller to realize high performance. For example, the value of RRL is quite small 
in [19] (only 8.44). Hence, the sliding mode control methods proposed in [19] may 
be viewed as high-performance controllers as they have achieved good performance 
in spite of heavy loading. On the other hand, the value of RRL in [16] is as large as 
74.84. With such a large value of RRL, the high performance of the inverter reported 
in [16] may be more or less due to the light loading of the inverter rather than due to 
the superior performance of the controller. Based on most publications and our 
experience, an RRL lower than 20 appears enough to evaluate controller 
performance in a fair manner. In the present study, an RRL of 14.5 has been used. 
With nonlinear loads, the situation is more complex. As discussed before, the 
performance with a nonlinear load is determined both by the magnitude of load 
current and by its slew rate. In order to be able to compare different control methods, 
it is necessary to subject them to identical loading. This would require that besides 
load current magnitude, its wave shape also must be kept identical. Such a ‘standard’ 
non-linear load has not been yet defined for testing purposes by standard agencies. If 
a standard non-linear load (drawing current of a specified wave shape) is made 
available for UPS testing, then a parameter similar to RRL could be defined to 








=                           (6.8) 
where, ' /o fundR V I=  , oV  is the output fundamental voltage and fundI  is the 









6.4 Design of DC Voltage 
The dc voltage chosen/used is also very important in determining the performance 
of the inverter. If a high enough dc voltage is not applied, then the output voltage 
may be distorted at instants with high slew rates of load current /odI dt . Thus, there 
is a maximum allowable limit for the slew rate of load current /odI dt  with a certain 
dc voltage. 
In this part, the maximum allowable /odI dt  corresponding to a certain dc voltage 
is derived. The analysis can also be used to design the dc voltage when the required 
/odI dt  is specified.  
After ignoring all the parasitic resistances, the average input to L-C filter will be  
( )( ) ( ) Lref
dI tu t V t L
dt
= + .                          (6.9) 
With ( ) ( ) ( )L o cI t I t I t= +  and ( )( ) oc dV tI t C dt= , equation (6.9) can be changed to 
2
2
( ) ( )( ) ( ) o oref
d V t dI tu t V t LC L
dtdt
= + +                    (6.10) 
Assuming the controller to be effective, ( ) ( )o refV t V t= . Thus, we have 
2
2
( ) ( )( ) ( ) ref oref
d V t dI tu t V t LC L
dtdt
= + +  .                  (6.11) 
Since the maximum input to L-C filter ( )u t  in (6.11) is the dc voltage dV  for a full-
bridge inverter, the following inequality can be used to design the dc voltage for a 











( ) ( )( ( ) )ref od ref
d V t dI tV Max V t LC L
dtdt
> + +                 (6.12) 
A similar inequality can be obtained for the case when the output of the inverter 
bridge equals dV− . An analysis similar to that shown below can also be carried out 
for this case.  
Generally, 1( ) sin(2 )refV t V f tπ= ,                    (6.13) 
where V  is the magnitude of reference voltage and 1f  is the fundamental frequency 
(50/60Hz). Substituting this into (6.12), 
2 2
1 1
( )(( 4 )sin(2 ) )od
dI tV Max V CL f V f t L
dt
π π> − + .             (6.14) 




( ) ( 4 )sin(2 )o ddI t V VC f V f t
dt L L
π π= + − .                 (6.15) 
Thus, the maximum achievable /odI dt  is different at different instants of the ac 
fundamental cycle. At the peak of the reference voltage, the maximum /odI dt  can 
be applied by the load. 
From (6.14), it can be seen that the choice of dc voltage is dependent upon the type 









6.5 Suggested Design Guidelines 
Based on the previous analysis, the broad steps for the design of UPS inverter 
parameters are as follows. It is assumed that the dc voltage, required ac output 
voltage and load details are known.  
Step1: Determine the type of bridge circuit (full-bridge or half-bridge) and 
switching devices based on the rated load power rating. A certain over-load margin 
needs to be considered during the design. For very high power applications (> 1 
MVA), GTOs may be used. For high and medium power applications, IGBTs may be 
used, while for low power applications (< 10 kVA), MOSFETs can be chosen.   
Step2: Determine the switching frequency and the switching method (unipolar or 
bipolar method) according to the power level of inverters. For high and medium 
power applications, switching frequency below 5 kHz is normally used. For low 
power applications, switching frequency above 20 kHz is generally preferred. The 
actual switching frequency is also influenced by the switching device finally selected 
and its capabilities. If full-bridge topology is used, the unipolar switching method is 
preferred for reasons outlined in Section 6.2.1. The unipolar method can not be 
applied to the half-bridge converter. 
Step3: Determine cut-off frequency of L-C filter according to switching harmonics 
and output impedance considerations as described in Section 6.2.2. Typically, a cut-
off frequency between 14th and 19th is preferred if the condition in (6.4) can be met. 
Step4: Determine the inductance and capacitance values to minimize the economic 









Step5: Choose and design a suitable controller for the inverter based on the 
requirements of inverter performance. If the performance of the inverter meets the 
requirements, then the design is completed.  
Step6: If the performance does not meet the requirements, go to Step 5 and try 
other more powerful controllers. Alternatively, go to Step 4 to reduce the inductance 
value and increase the capacitance value. The aim is to choose a suitable 
combination of L-C filter parameters and controller to meet the performance 
objectives at low cost. 
6.6 Design Example 
The above design procedure is suggested for an industry designer. It recommends 
that an optimum combination of filter/inverter design and control method be 
determined to meet performance and cost goals. In the present work, however, the 
goal has been to evaluate different control methods under similar conditions, which 
requires using identical filter design and loading. Due to this, the design of the 
inverter used in the present work follows the above procedures with certain changes. 
In order to place more stringent conditions on the controllers, a low switching 
frequency of 5 kHz was chosen, though a higher switch frequency can in fact be used 
given the low power rating (1 kVA) of the inverter. A full-bridge inverter 
configuration and PWM with unipolar switching frequency is adopted because of 
their popularity in the industry.  
The cut-off frequency and the filter design followed Step 3 & Step 4 of the design 
guidelines given in Section 6.5. With the frequency and the PWM method adopted, 









maximum possible cut-off frequency is 1698Hz. Based on consideration of the 
output impedance, the cut-off frequency is selected to be around 700Hz. 
 Based on the availability of passive components and the consideration of RRL, a 
60.4 µF capacitor and 0.84442 mH inductor were chosen to meet the cut-off 
frequency around 704Hz. With the rated load of 10 Ω and the filter component 
values chosen, the real rated load (RRL) is 14.5. This RRL value is quite low 
compared to most other publications and is considered enough for evaluating control 
performance.   
6.7 Chapter Conclusions 
The performance of UPS inverters is determined not only by control methods but 
also by design of the inverters. The guidelines for determining the dc voltage, the 
switching frequency, the PWM method and the parameters of L-C filter were 
presented in this chapter. A value named real rated value (RRL) was defined to 
measure whether the load is heavy related to L-C filter, which makes it possible to 
compare control performance of UPS inverters with different parameters of L-C 









7.1   Introduction 
With the development of microelectronics, digital control of power electronics 
converters has become popular. Compared with the conventional analog controllers, 
digital controllers for power converters have advantages and disadvantages as shown 
in Table 7.1. The control methods proposed in Chapters 3, 4 and 5 are all digital 
controllers. Unlike with conventional analog controllers, digital control 
implementation has some special difficulties such as time delay due to 
sampling/calculation. To address these, the implementation issues of digital 
controllers for UPS inverters are presented in this chapter. Though the proposed 
methods are developed for the UPS inverters, it is possible to extend the methods to 
other power electronics converters, such as rectifiers. 
In Section 7.2, a typical configuration of hardware and software of digital 
controller for UPS inverters are presented. The implementation issues of analog pre-
filtering and programming aspects are presented in Section 7.3 and Section 7.4 
respectively. 
In Section 7.5, the time delay problem in digital control of UPS inverters is 
discussed. Several novel PWM methods are proposed to handle the time delay 
problem. The proposed PWM methods can achieve a wide range of duty ratio 
between 0.05 and 0.95, independent of the model of the inverter. Furthermore, they 
are conceptually simple and easy to implement using a digital micro-controller. 
Chapter 7 









7.2   Configurations of Digital Controller for UPS Inverters 
Fig. 7.1 shows the typical hardware configuration of digital controller for power 
electronics circuits. It consists of a microcontroller/DSP, sensor circuit and driver 
circuit. Generally, a special purpose microcontroller/DSP, which integrates A-D 
converter and PWM generator, is selected to implement the digital controller for 
UPS inverters. In the implementation of certain digital controllers, an analog pre-
filter may be needed to remove the high-frequency noise from the system variables.  
Generally, the system to implement the digital controller for UPS inverters is a 
real-time system. The execution of the program is controlled by a real-time clock. A 
graphical representation of a control program is shown in Fig. 7.2. The horizontal bar 
indicates that the execution is halted until an interrupt comes from the clock. The 
clock is set so that an interrupt is achieved at each sampling instant. The code of A-D 
TABLE 7.1   
COMPARISON OF ANALOG CONTROLLER AND DIGITAL CONTROLLER FOR POWER CONVERTERS 
  Analog Controller Digital Controller 
 
Advantages 
• High bandwidth 
• High resolution 
• Well established 
• Relatively low cost 
• Insensitive to environment  
• High reliability 
• Programmable/flexible solution 
• Precise/predictable behavior 




o Sensitivity to component 
tolerances 
o Effects on stability 
margin due to 
component drift and 
ageing 
o Not flexible 
o Limited to techniques 
based on classical 
control theory only 
o Large component count 
for complex systems 
o Bandwidth limitations due to sampling 
o Problems in generating PWM 
o Numerical problems (quantization, 
rounding…) 
o AD/DA interface (resolution, speed, 
cost) 
o CPU performance limitations 
o Time delay due to sampling/calculation









conversion, computing control variable and PWM generation is executed after each 
interrupt. 
To achieve a good digital control system for UPS inverters, it is necessary to 
consider 
* Pre-filtering  
* Programming aspects 
* Computational delay 
 
Fig. 7.2 Graphical representations of a program used to implement a digital controller 
 









These issues are discussed in the following sections. 
7.3   Analog Pre-filtering 
To prevent aliasing [27], an analog pre-filter is used in many cases to eliminate 
disturbances with frequencies higher than the Nyquist frequency associated with the 
sampling rate. If the feedback of the inductor current/capacitor current is used for 
control of UPS inverters, the pre-filter may be necessary to remove the switching 
frequency noise.    
Because the analog pre-filter adds additional dynamics to the plant, it is then 
necessary to include the filter dynamics also in the plant model when we design the 
controller. Typically, the order of the model will be increased due to the filter and 
this makes the design of the controller more complex. 
There are many kinds of low-pass filters that can be used as the pre-filter. Among 
all of them, Bessel filters are preferred because their phase shift is almost linear so 
that they can be considered as a time delay. This frequency feature simplifies the 
design of the controller. More details about Bessel filter can be found in Chapter 7 of 
[27]. 
In this research on UPS inverters, only the output voltage and load current are 
sensed for control. Unlike the inductor/capacitor current, these two variables have 
less switching noise. Therefore, no pre-filter is used for the sampling. 
7.4   Programming Aspects 
The CPU of the microcontroller/DSP could be of fixed-point or floating-point 
type. With floating-point CPU, more accurate computing could be achieved than 









be easier than with fixed-point CPU because floating-point CPU generally support 
advanced programming languages such as C. However, the floating-point CPU is 
generally more expensive than the fixed-point CPU with the same word length. 
With the fixed-point CPU, the scaling of all the variables are very important. With 
a suitable scale, the division operation in computing control variable can be 
implemented by bit shifting operation. This greatly reduces the computational delay 
and complexity of the program. 
In this research, 64-bit floating CPU: PowerPC 603e is used to implement the 
control methods in order to reduce developing period.  
7.5   Time Delay Due to Sampling/Calculation 
A time delay is introduced in all digital control systems, unlike in analog 
implementations, due to both the A-D conversion time in sampling the system 
variables and also due to the computation time needed to determine the switching 
pulse-width. Due to this time delay, the maximum duty ratio of switching in inverter 
systems will be limited which can significantly affect the inverter performance.   
Traditionally, the time delay problem introduced by sampling and calculation is 
compensated by using appropriate compensation algorithms. 
1) State observer [11] or Kalman filter [60] 
2) Modeling the inverter system with time delay [29] 
3) Predictor based on AutoRegressive, eXternal input (ARX) model of inverters   
[30] 









increase the complexity of the calculations required to determine the pulse widths. 
Furthermore, they would introduce additional errors in the system due to estimation 
error or prediction error.  
In this part, the problem of the time delay in digital control of UPS inverter is 
resolved by adopting novel PWM methods thus totally avoiding the dependency on 
accurate inverter models. Two novel PWM methods, one a PWM method with two 
polarities (‘Two-polarity PWM’) and another a novel asymmetric PWM method 
(‘Asymmetric PWM’), are proposed to handle the time-delay problem. Both these 
PWM methods can achieve a wide range of duty ratio between 0.05 and 0.95, 
independent of the model of the inverter. Furthermore, they are conceptually simple 
and easy to implement using a digital micro-controller.  
As discussed in Chapter 6, there are several kinds of switching methods which can 
be used for UPS inverters. For simplifying the analysis, only the PWM with bipolar 
switching is first considered. The extension of the proposed PWM methods to 
unipolar switching is discussed in Chapter 7.5.4. 
7.5.1   Problems Due to Time Delay 
Considering the equivalent circuit of UPS inverters in Fig. 2.1, for PWM with 
regular sampling, the average input voltage of the L-C filter is 
         









 ( ) (2 ( ) 1) du k y k V= − ,                                           (7.1) 
where ( )y k  is the duty ratio at thk  switching interval, and dV  is the dc-link voltage.  
For an inverter system with a digital controller, as mentioned earlier, there is 
always a time delay due to A-D conversions and computations, which can affect the 
performance of inverters. As shown in Fig. 7.3, execution of pulse-width calculation 
for thk  sampling interval is started with sampling the output voltage and other 
variables needed at st kT= , where Ts is the switching period. After the execution 
time, dT , the pulse width is determined. For conventional PWM with active-high 
polarity, the pulse is centered in the sampling interval. Since the pulse cannot be 
produced during the execution time dT , the maximum available pulse-width ratio  
maxy  is limited to 
max ( 2 ) /s sdy T T T= −                             (7.2) 
as shown in Fig. 7.4. Obviously, this problem becomes worse at higher switching 
frequencies. 
Essentially, this limit on pulse width has the effect of limiting the maximum 
obtainable voltage, u (see Fig. 2.1), in the inverter with a specified dc-link voltage. 
With linear loads, this has the effect of limiting the maximum obtainable output 
voltage, Vo, from the inverter. If the inverter is expected to supply a non-linear load 
         









drawing a distorted load current with high /di dt , a larger maximum pulse width is 
required to keep the distortion of the output voltage low. This is to compensate for 
the requirement of increased voltage drop in the inductor during intervals within a 
cycle when high load /di dt  occur. Otherwise, saturation of the pulse width would 
occur, causing a substantial distortion in the output voltage. Hence, when the 
maximum pulse width is thus limited, the dc-link voltage must be increased to meet 
the requirement of specified output voltage and load. Though increasing the dc-link 
voltage can resolve the time delay problem, it may not always be feasible in a given 
design situation. Besides, it would result in increase of inverter component ratings 
which is not generally preferred. 
7.5.2   Novel PWM Methods for Handling Time Delay 
A.  Two-polarity PWM Method 
From (7.2), the conventional PWM method with active-high polarity as shown in 
Fig. 7.1 (a) can only be used for pulse widths in the range  
 0 ( ) ( 2 ) /s sdy k T T T< < −                            (7.3) 
Nowadays, most motion control DSPs or micro-controllers also offer another kind of 
PWM pattern to be generated, the PWM pattern with active-low polarity as shown in 
 









Fig. 7.5. Here, unlike in Fig. 7.3, the pulse of the PWM pattern is located at the two 
ends of the switching interval. Therefore, this scheme can only be used for pulse 
width within the following range. 
2 / ( ) 1sdT T y k< <                               (7.4)  
Thus, any single kind of polarity of PWM pattern cannot be used for full range of the 
duty ratio, 0 ( ) 1y k< < .  
In this section, a modified PWM method with two polarities which combines the 
advantages of the two PWM patterns is proposed.  Essentially, in this method, when 
the pulse width is large, the PWM pattern with active-low polarity is used, while for 
a small pulse width, the PWM pattern with active-high polarity is used. 
 Let mindT  be the minimum available time for sampling and calculation to 
 
Fig. 7.6 The PWM pattern changes from active-high to active-low  
 
 









determine the pulse-width with a given PWM method. Thus, with the active-high 
PWM scheme (used when pulse widths are small), using (7.5) the value of mindT  can 
be determined to be  
max1min1 (1 ) / 2sdT y T= − ,                            (7.5) 
where max1y  is the maximum duty ratio up to which the active-high scheme is used.  
Similarly, with the active-low PWM scheme (used when pulse widths are large), 
using (7.4) the value of mindT  can be determined to be  
min 2 min 2 / 2sdT y T= ,                               (7.6) 
where min 2y  is the minimum duty ratio up to which active-low scheme is used. The 
lower of the values in (7.5) or (7.6) will limit the available mindT  in the scheme.  This 
mindT  value can be maximized by setting max1 min 2 0.5y y= = , that is by setting the 
duty ratios at which the changeover from active-high to active-low and vice-versa 
occurs at 0.5. Substituting max1 0.5y =  in (6.5) or min 2 0.5y =  in (7.6), we obtain the 
maximum value of mindT  with the two-polarity PWM method to be 0.25Ts. 
Thus, to summarize, in this proposed PWM scheme, the PWM pattern with active-
high polarity is applied for a duty ratio in the range 0 ( ) 0.5y k< < , while the PWM 
pattern with active-low polarity is applied for a duty ratio in the range  0.5 ( ) 1y k≤ < . 
Thus, the full range of duty ratio between 0 and 1 is achieved. In implementation, the 
PWM pattern is changed one switching interval after detecting that the duty ratio has 
crossed the 0.5 threshold.  
Fig. 7.6 shows the PWM pattern changing from active-high to active-low around 









intervals are 0.46, 0.52, 0.58 and 0.67, respectively. Initially, since the duty ratio is 
less than 0.5, the inverter operates with the active-high PWM pattern. During the (k-
2)th interval the duty ratio is 0.52, which is greater than 0.5. Therefore, the PWM 
pattern is changed to active-low from the next interval (k-1) onwards. Fig. 7.7 shows 
the PWM pattern changing from active-low to active-high and can be explained in a 
similar manner. 
One possible disadvantage of this PWM method is that the output voltage may not 
be very smooth at the point where the PWM pattern is changed, such as around 
( 1) sk T−  in Fig. 7.6 and around ( ) sk m T+  in Fig. 7.7, especially under low switching 
frequency. However, it was verified through experiments that the inverter output 
voltage waveform is sufficiently smooth for switching frequencies higher than 5 kHz. 
For inverter systems using low switching frequencies, the time delay problem itself 
is typically not serious and we may not need to take action to compensate it.  
The available sampling and calculation time 0.25 sT  is actually large enough for 
the implementation of most control strategies for a UPS inverter with the typical 
switching frequency 20 kHz. At this frequency, the available sampling and 
calculation time with the two-polarity PWM scheme will be 12.5 sµ . As against this 
duration, in our experimental system, less than 10 sµ  was generally needed for 
sampling and calculation with all the controllers.  
B.  Asymmetric PWM Method  
The proposed two-polarity PWM method can achieve full range of duty ratio (0 to 
1) with a minimum duration of 0.25 sT  for the sampling and calculation. However, 









sampling and calculation. This is the motivation for the two novel asymmetric PWM 
methods introduced in this section and in the next. Most motion control DSPs or 
micro-controllers allow the instantaneous updating of the duty ratio, which is utilized 
to advantage in the asymmetric PWM method proposed in this section.  
At the beginning of each switching interval, the data of the pulse width is updated 
first to be the same as that in the previous interval. During the first half of the 
switching period, the required sampling and calculation for determining the new 
pulse width are performed. At the middle of the switching interval, after a lapse of 
0.5Ts duration, the pulse width is updated once again to make the pulse width of the 
current switching interval equal to the calculated value. For example, in Fig. 7.5, 
during switching interval k , the sampling and calculation begins at time skT . The 
pulse width is initially set at ( 1)sT y k −  at time skT , where ( 1)y k −  is the duty ratio 
in the previous switching interval ( 1)k − . Thus, the pulse-width during the first half 
of the switching period will be 0.5 ( 1)sT y k − . By the middle of the switching interval 
(marked as X in Fig. 7.8), the value of ( )y k  for the current interval would have been 
computed. The data of the pulse-width is now updated at instant X as 
2 ( ( ) 0.5 ( 1))sT y k y k− − . This makes the pulse width during the second half of the 
 










switching interval equal to ( ( ) 0.5 ( 1))sT y k y k− − . Thus, the total pulse width during 
k th switching interval will be equal to ( )sT y k , where ( )y k  is the calculated required 
duty ratio for the current switching interval k . The PWM signal is no longer 
symmetric with this method, though it is still around the centre of the switching 
interval. The time available for sampling and calculation is 0.5 sT , which is enough 
for most applications even with high sampling\switching frequencies. 
With this PWM method, it is obvious that the calculated pulse-width during the 
second half of the switching interval must satisfy the following.  
  0 2 ( ( ) 0.5 ( 1)) 1sT y k y k≤ − − ≤  
Thus, 
0.5 ( 1) ( ) 0.5 0.5 ( 1)y k y k y k− ≤ ≤ + − .                    (7.7) 
We may notice that (7.7) depends on how much the duty ratio changes from one 
interval to another, and (7.7) may not be satisfied in some situations. In steady-state, 
the duty ratio fluctuations are generally quite smooth and small, and (7.7) may not be 
satisfied only with too high or too low duty ratios (close to 0 or 1). For example, with 
( 1) 0.5y k − = , inequality (7.7) will be satisfied for 0.25 ( ) 0.75y k≤ ≤ . This is indeed 
a wide range of allowable change in duty ratio. On the other hand, with 
( 1) 0.9y k − = , the allowable ( )y k  to satisfy (6.7) will have to be in the range given 
by 0.45 ( ) 0.95y k≤ ≤ . Limiting ( )y k  to 0.95 implies that the duty ratio can only 
increase by a maximum of 0.05 from the (k-1) value in this case.  
     Our experimental investigations show that (7.7) is always satisfied for duty ratio 









transient tests with a fast-response controller, the restriction in (7.7) could only be 
maintained within a smaller range of duty cycle. For example in experimental tests 
carried out with the pole-placement controller, the restriction in (7.7) could be 
maintained only between 0.18 and 0.84 with a step change in load from no load to 
rated resistive load at maximum output voltage. Under such circumstances, the 
following extension to the proposed PWM method may be considered.  
The simple asymmetric PWM method can be modified such that the achievable 
range of duty ratio is extended to the full range (0 to 1), though the complexity of 
implementation would be increased. Here, during the switching interval k  let the 
inequality in (6.7), ( ) 0.5 0.5 ( 1)y k y k≤ + − , be not satisfied. As explained earlier, this 
would occur under conditions when the duty ratios ( )y k  and ( 1)y k −  are large. With 
this modification, when the duty ratio ( 1)y k −  is large, the pulse ratio is updated as 1 
instead of ( 1)sT y k −  at skT . At the middle of the switching interval (instant X in Fig. 
7.5), the data of pulse width is updated as (2 ( ) 1)sT y k − , which makes the achievable 
maximum pulse width as high as sT .  
We can make the achievable minimum pulse width as low as 0 in a similar fashion. 
Let the duty ratio be low such that  ( ) 0.5 ( 1)y k y k≥ −  is not satisfied in an interval k. 
In this case the pulse width is updated as 0 instead of ( 1)sT y k −  at skT . At the 
middle of the switching interval, the data of pulse width is updated as 2 ( )sT y k .  
With these extensions, the limitation of (7.7) could be eliminated, and full range of 
duty ratio 0 to 1 could be achieved with the asymmetric PWM method. Furthermore, 
we may note that this full range of useful duty ratio is independent of sampling and 










C.  Other Possible PWM Methods 
Though, we have discussed only two improved PWM methods above, it is clear 
that other such PWM methods are possible to overcome the limitations imposed by 
sampling and calculation time delays. One such scheme is presented below.  
In this scheme, the duty ratio is updated twice in each switching interval as was 
done in the asymmetric PWM method.  The conventional active-high PWM method 
is used for duty ratio between 0 and ( 2 ) /s sdT T T− . For higher duty ratios between 
( 2 ) /s sdT T T−  and 1, the pulse width is updated as 1 at the start of the period. 
Then at the middle of the switching interval, the data of pulse width is updated as 
(2 ( ) 1)sT y k − . The full range of duty ratio would again be obtained in this way. 
7.5.3   Verification of the Proposed PWM Methods  
Considering the model in (2.1) and ignoring the effect of load current, the state 
vector (output voltage and inductor current) at time 1t  is 
( ) ( )11 0 1 0
1 0 1( ) e ( ) (e )
A t t A t tc c
c cx t x t A I B u
− −−= + −                                          (7.8) 
if the input to the plant is constant u from 0t  to 1t .  By using (7.8), the output voltage 
with different PWM methods can be calculated and compared.  For example, with 
classical active-high PWM pattern, the real output voltage is 
0.5 (1 ) 0.5 (1 )1
1( 1) e ( ) ( e 2e 2e )
A T A T A y T A y Tc s c s c s c s
c c dx k x k A I B V










For the active-low PWM pattern, the real output is 
(1 0.5 ) 0.51
1( 1) e ( ) (e 2e 2e )
A T A T A y T A yTc s c s c s c s
c c dx k x k A I B V
−−+ = + − + −     (7.10) 
Considering the extreme condition of the asymmetric PWM method, the pulse is 
located at the beginning of the sampling interval, the real output voltage is 
(1 )1
1( 1) e ( ) (e 2e )
A T A T A y Tc s c s c s
c c dx k x k A I B V
−−+ = + − +             (7.11) 
According to the above analysis, the output voltage with different duty ratios and 
 
Fig. 7.9 Difference of the output voltage between active-high PWM pattern and active-low PWM 
pattern 
 
Fig. 7.10 Difference of the output voltage between active-high PWM pattern and proposed extreme 










PWM methods are calculated in Matlab. Fig. 7.9 shows the difference of the output 
voltage between active-high PWM pattern and active-low PWM pattern. It is shown 
that the difference of the output voltage with the two PWM pattern is very small 
considering that the output voltage is generally above 100V.   
Fig. 7.10 shows the difference of the output voltage between active-high PWM 
pattern and asymmetric PWM pattern. It is shown that the difference of the output 
voltage with the two PWM patterns is also very small considering that the output 
voltage is generally above 100V.  In a practical case, the proposed asymmetric PWM 
method will not be so asymmetric. The pulse will generally be still around the centre 
of the sampling interval. Thus, the practical error should be much smaller than this 
extreme case shown in 7.10. 
Thus, Fig. 7.9 and Fig. 7.10 show that the proposed PWM method can achieve 
performance similar to the traditional active-high PWM pattern.  
The two main PWM methods proposed were implemented to demonstrate that it is 
possible to implement these PWM schemes in a practical inverter set-up. Fig. 7.11 
shows the waveforms when the two-polarity PWM method was applied. It shows the 
PWM signal, output voltage and load current waveforms at the point when the PWM 
pattern changes from active-high to active-low. The waveforms when PWM pattern 
changes from active-low to active-high are shown in Fig. 7.12. In experiment, the 
duty ratio of the changing point between the two polarities is set as 0.5. It may be 










Fig. 7.13 shows the waveforms when the simple asymmetric PWM method was 
applied.  It shows the PWM signal, output voltage and load current waveforms 
around the region where the pulse-width value is at its highest value of 0.95, while 
the waveforms around the region where the pulse-width value is at its highest value 
of 0.05 are shown in Fig. 7.14. The waveforms show clearly that the proposed 
asymmetric PWM method can achieve a useful duty ratio range from 0.05 to 0.95, 
which is independent of sampling and calculation time.  
 
Fig. 7.11 Experimental results around polarity change point for PWM with active low polarity 
 










7.5.4 Application of the Proposed PWM Methods for Inverters with Unipolar 
Switching 
The proposed PWM methods were presented before for bipolar switching. As 
mentioned in the Chapter 6, the unipolar switching is more popular for UPS inverters. 
In this part, we discuss if the proposed PWM methods can be extended to unipolar 
switching.  
 
Fig. 7.13 Experimental results for asymmetric PWM method during operation around 
maximum pulse-width 
 










When the full-bridge inverter is used, the unipolar switching is preferred as  
discussed in Chapter 6. Fig. 7.15 shows the PWM signals to the four switches of a 
full bridge inverter when the proposed two-polarity PWM method is applied to 
unipolar switching. It can be seen in Fig. 7.15 that switches S1 and S2 in Fig. 1.1 are 
driven by the same PWM signal and switches S3 and S4 in Fig. 1.1 are driven by 
another PWM signal. Thus, the unipolar switching changes to bipolar switching 
when the two-polarity PWM method is applied to a full-bridge inverter. Therefore, it 
is impossible to use the proposed two-polarity PWM method in a full-bridge while 
maintaining unipolar switching. The proposed two-polarity PWM method is more 
suitable to be used in half-bridge and three-phase inverters which are also popular in 
industry. 
On the other hand, the proposed asymmetric PWM method and the other PWM 
methods derived from it (Chapter 7.5.2C) can be directly extended to full bridge and 
three phase inverters with unipolar switching.  
 










7.6   Chapter Conclusions   
Digital controller for power electronics circuits can reduce costs and improve 
reliability/flexibility of the system. 
The problem of time delay in digital control of UPS inverter was discussed. Then 
two novel PWM methods, the two-polarity PWM method and the asymmetric PWM 
method, were proposed to handle the time-delay problem. Both these PWM methods 
can achieve a wide range of duty ratio, independent of the model of inverter. The 
asymmetric PWM method is more complex compared with the two-polarity PWM 
method. Also, though a wide range of duty ratio from 0.05 to 0.95 can be achieved 
with the asymmetric PWM method, it may not yield full range of duty ratio from 0 to 
1 unlike the two-polarity PWM method. On the other hand, the asymmetric PWM 
method can offer a duration of 0.5 sT  for sampling and calculation, which is much 
greater than the 0.25Ts  achieved with the two-polarity PWM method.  Both schemes 
are easy to implement using a digital micro-controller. Theoretical analysis and 
experimental results were presented to verify the feasibility of proposed PWM 
methods. 
The proposed two-polarity PWM method can not be applied to full-bridge 
inverters with unipolar switching. It is suitable for half-bridge and three-phase 
inverters. The proposed asymmetric PWM method and the PWM methods derived 
from it (Section 7.5.2C), however, can be directly extended to full and three phase 
bridge inverters with unipolar switching, though they are slightly more complex to 










Due to the high open-loop impedance in many UPS inverters, it is generally 
difficult to achieve high-quality output voltage especially under nonlinear loads and 
under transient conditions. Though a lot of work has been done to improve the 
performance of UPS inverters, few available control techniques can achieve high 
quality output voltage in both steady state and transient state without additional 
current sensor for inductor/capacitor, which can result in higher system cost and 
complexity. Thus, an important issue of practical importance is whether advanced 
digital control techniques can be developed to achieve excellent performance under 
both steady-state and transient conditions while keeping the system cost low by 
minimizing the number of sensors to be used. This is the fundamental motivation 
behind the research work presented in this report. 
The objectives of this research can be summarized as follows: 
* To identify the problems associated with the control of UPS inverters. 
* To investigate and compare advanced digital control techniques, which are 
applicable to UPS inverters, and propose new control schemes capable of achieving 
superior performance with potential lower cost when compared to available 
controllers.  
* To investigate design and digital implementation issues of UPS inverters.   
Chapter 8 









In the following sections, the major results and conclusions of this research are 
presented and discussed. 
8.2 Feedback Control of UPS Inverters 
Two new instantaneous feedback control methods with only output voltage and 
load current sensing were proposed for UPS inverters. The costs of the UPS system 
can be reduced and the implementation of the controller can be simplified by using 
the load current as a feedback variable over other variables, such as the 
capacitor/inductor current. 
Output impedance is the reason for the tracking error caused by the load current. It 
can be reduced by suitably designing the L-C filter of the inverter or by using a 
better control method. The closed-loop output impedance may be viewed as an index 
to predict the performance of the controller. 
 Based on minimum variance prediction of output voltage, the GMV controller was 
first applied to UPS inverters together with stability and robustness analysis. It was 
shown that the GMV controller can achieve very low output impedance and 
excellent dynamic performance for load changes. The steady-state performance as 
indicated by voltage regulation and output waveform quality under resistive and non-
linear loads was also shown to be very good. However, the robustness of the GMV 
controller is not very good for increases in filter component values. 
Focusing on reducing the output impedance of inverters by a feedback of load 
current, the pole-placement controller was next proposed. To achieve fast dynamic 
response, all the closed-loop poles are placed to origin in this method. To minimize 









current feedback was presented. The proposed control strategy was again shown to 
be capable of achieving excellent dynamic performance and very good steady-state 
responses. The robustness of the system controlled by proposed pole-placement 
controller was found to be very good for variance of filter component values.  
Both proposed control methods were shown to be capable of achieving better 
overall performance than the benchmark cascade controller. The pole-placement 
controller has higher robustness than the GMV controller and thus may be 
recommended for industrial use. 
8.3 Learning Control of UPS Inverters   
In order to achieve even better steady-state performance, learning based controllers 
were then investigated. A learning based controller has the ability to achieve high 
performance even without accurate parameters of the inverter. Two types of learning 
based controllers are presented in this research: iterative learning based control (ILC) 
schemes and artificial neural network (ANN) based schemes (ADALINE controller 
and BSN controller).  
8.3.1 Iterative Learning Control of UPS Inverters   
In UPS systems, the load current is under steady state AC and hence cyclically 
fluctuating. Therefore, ILC schemes are obvious solution for UPS control. In the 
proposed ILC design, due to the poor dynamics of the system owing to the presence 
of the L-C circuit, a zero-phase filter designed in frequency domain was applied to 
compensate the resonant peak so as to ensure error convergence. Besides the filter, 
appropriate time-advance compensation of the inverter phase shift and learning gain 









was introduced in the control algorithms to increase the robustness of the schemes 
against measurement noise, initialization error and/or variation of system dynamics 
due to parameter drift.  
Three ILC based schemes, viz., direct ILC, hybrid ILC and IVC ILC, were 
proposed and investigate. In the direct ILC method, the ILC is directly combined 
with the feedforward of the reference. The bulk of the control effort is due to the 
feedforward with the ILC accounting for load current effects (both linear and 
nonlinear) and other repetitive disturbances, such as time delay. Though excellent 
steady-state performance is achieved, the dynamic response of direct ILC, as 
expected, is not very good. In the hybrid ILC method, the ILC is parallel with a PD 
controller in order to improve dynamic response. In both ILC methods, only the 
output voltage is sensed. Lastly, in ILC method with inductor voltage compensation, 
the dynamic performance of inverter is further improved by compensating the 
inductor voltage drop based on load current.  
The ILC based schemes have the ability to achieve almost perfect steady-state 
performance and rapid error convergence. It is very convenient to add a parallel 
feedback/feedforward controller to an ILC scheme for improved performance. The 
proposed inductor voltage compensation can achieve very good dynamic 
performance. 
The design method presented for the hybrid ILC with PD controller in parallel can 
be applied to other hybrid ILC schemes in which the ILC is combined with other fast 
response controllers, say a P or a PID controller. 
The proposed method for inductor voltage compensation can also be used together 









controller, for improved performance. It provides a way to change the original plant 
model of the inverter. 
8.3.2 ANN Based Learning Control of UPS Inverters   
Though ILC based learning controller (hybrid ILC or the IVC ILC) gives very 
good overall performance, the design, particularly that of the digital filter needed 
was found to be complex requiring advanced techniques. Hence other learning 
controllers capable of achieving similar performance but which are easier to design 
were looked into.  
Accordingly, ANN based controllers were studied. Since a UPS inverter is a 
relatively simple system with a short time constant, multi-layer on-line trained ANN 
controllers may not be very suitable for it due to the implementation difficulty. The 
research focused on simple linear neural networks, which are more easily 
implemented.  
The first of these ANN based controllers investigated was the ‘adaptive linear 
neural’ (ADLINE) controller. The ADALINE controller is a simple linear single 
neuron adaptive controller based on estimation of system parameters. Due to its 
linearity, the calculations are fast, and it is feasible to apply ADALINE to on-line 
identification and control. In this research, based on the revised model of the 
inverter, an ADALINE identifier was proposed to estimate the load condition in real 
time. Though the estimation was not so accurate, the approach helps to improve the 
performance of the inverter. Experimental results show that the ADALINE controller 
together with the ADALINE identifier can achieve satisfactory performance with 









not as good as the ILC schemes. Due to this, another type of linear neural controller: 
B-spline controller was investigated.  
A B-spline network controller that is easy to implement was proposed next for 
UPS inverters. Detailed design formulas for the two parameters of B-spline network: 
the B-spline support width and the learning gain, were given based on stability 
analysis in frequency domain. A parallel PD controller or feedforward controller was 
also adopted for improved dynamic performance. The experimental results show that 
the proposed BSN controller can achieve very low total harmonic distortion and fast 
error convergence under different loads. Compared with the ILC schemes, the 
proposed BSN controller is easier to design while achieving comparable 
performance because it has only two parameters to be tuned. These two parameters 
can even be determined by trial and error like those of PD/PI controllers. This ease 
of design brings more convenience to engineers. Compared with conventional multi-
layer feedforward ANN controller, the BSN controller is much easier to implement 
because of its linear feature and learning law.  
8.4 Comparison and Summary of the Proposed Control Schemes   
Features of the proposed control schemes are highlighted and compared in Table 
8.1. According to the comparison, if very high steady-state performance is required, 
ILC or BSN based control methods are recommended. Designer may choose ILC 
scheme or BSN scheme based on his own experience and knowledge. The BSN 
controller can be designed even by trial and error. The controller combined with 
ILC/BSN for improving dynamic performance can be chosen based on the required 
dynamic performance. If the proposed PD controller can meet the dynamic 









load current sensor. Otherwise, inductor voltage compensator or other fast response 
controller could be used.  
If excellent dynamic performance and good steady-state performance are required, 
pole-placement control method is recommended due to the ease of design and 
implementation.  
8.5 Design and Implementation Issues of UPS Inverters   
The performance of UPS inverters was found to be determined not only by control 
methods but also by the design of the inverters. The guidelines for determining 
switching frequency, PWM methods, dc voltage and parameters of L-C filter were 
presented. Moreover, a parameter named ‘real rated load’ (RRL) was defined in the 
case of resistive loads to establish whether the load is heavy relative to the L-C filter. 
The use of this parameter to characterize the load makes it possible to compare 
control performances of UPS inverters with different parameters of L-C filter and 
loading.   
Typical configuration of hardware and software of digital controller for UPS 
inverters and the implementation issues of analog pre-filtering and programming 
aspects were presented. The problem of time delay in digital control of UPS inverter 
TABLE 8.1 




















GMV  8 10 6 6 6 2 
Pole-placement  8 10 6 6 9 2 
Direct ILC 10 6 8 10 8 1 
Hybrid ILC 10 8 9 10 8 1 
IVC ILC 10 10 10 10 8 2 
ADALINE  7 8 8 7 7 1 
BSN with PD  10 8 9 7 8 1 










was also discussed in detail. Then two novel PWM methods, the two-polarity PWM 
method and the asymmetric PWM method, were proposed to handle the time-delay 
problem. Both these PWM methods can achieve a wide range of duty ratio, 
independent of the model of inverter. The asymmetric PWM method is more 
complex compared with the two-polarity PWM method. Also, though a wide range 
of duty ratio from 0.05 to 0.95 can be achieved with the asymmetric PWM method, it 
may not yield full range of duty ratio from 0 to 1 unlike the two-polarity PWM 
method. On the other hand, the asymmetric PWM method can offer a duration of 
0.5 sT  for sampling and calculation, which is much greater than the 0.25 sT  achieved 
with the two-polarity PWM method.  Both schemes are easy to implement using a 
digital micro-controller. Experimental results were presented to verify the feasibility 
of proposed PWM methods. 
8.6 Future Work 
Though the field of UPS inverter research may be considered to have reached a 
mature stage, some further work are still required to be carried out as a follow up of 
the present work. Some of the ideas that can be considered in future for 
implementation are given below: 
1. FPGA implementation of digital controllers 
Currently all the proposed control methods have been implemented in our 
experimental set-up by using the DS1104 digital control system which is very 
powerful but expensive. In industry, the current most popular implementation for 
UPS control is through software implementation using micro-controllers or DSPs. 









implemented by a digital hardware circuit. Therefore, there is a trend in industry to 
develop customized control ICs for power converters to reduce costs. For example, 
UCC28510-17 is the control IC from Texas Instruments for power factor correction 
circuit. Therefore, investigating the high-performance control methods proposed in 
this research for their suitability for FPGA implementation will be very useful for 
industry.     
2. Investigation of new applications of the proposed PWM methods for handling 
time delay 
The PWM methods for handling time delay have been proposed successfully 
applied in UPS inverters in the present work. These PWM methods can also be 
extended to other power electronic circuits, such as rectifier and three-phase 
inverters, for handling time delay problems. Investigation of the application of the 
PWM methods to these other converters including experimental verification is 
needed to be performed. 
3. Investigation of new applications of the proposed control methods  
Some control methods proposed for UPS inverters can also be extended to other 
circuits. For example, the ILC methods proposed in this research can be applied to 
single-phase/three-phase rectifiers and active power filters, because all of these 
systems involving the tracking of a given reference. The main difference is expected 
to be in the model of the plant, requiring different filter and compensation to be used. 
4. Investigate control methods suitable for three-phase inverters 
Three-phase inverters are also widely used in industry. A three-phase inverter 









all the control methods for single-phase inverters developed in this research work 
may be directly applied to the three-phase inverters also. 
Models of three-phase inverters can also be built in rotating coordinate system, in 
which the model of three-phase inverters will become a linear low-order system. The 
control problem changes from a tracking to regulating type of problem in this 
coordinate system. Thus, it could be easier to achieve high performance with three-
phase systems. Investigation of the applicability of the proposed control methods for 
a three-phase system either in stationary co-ordinates or in rotating frame may also 
be carried out.  
5. Investigate applicability of the developed control methods for other inverter 
topologies such as soft-switched converter circuits 
Efficiency is a very important requirement in UPS inverters and this has not been a 
focus of this work. Several soft-switched inverters have been proposed [64] with a 
view to reducing the switching losses in inverters and thereby improving the 
efficiency. The applicability and extension of the proposed inverter control methods 
to these advanced inverter circuits is an important area for further research. 
6. Investigate Nonlinear control methods suitable for UPS inverters 
The focus of this research work has been limited to linear instantaneous feedback 
control methods and to learning control methods. The former methods have potential 
for good dynamic performance while the latter can hope to achieve good steady-state 
performance. Nonlinear controllers have not been studied in this research work.  
UPS systems with nonlinear controller can have certain advantages, for example, a 
system with non-linear controller can generally be made more robust than that with 









sliding-mode controller, multi-layer neural network based controller, to meet all the 
requirements of UPS inverters. These controllers can be studied further and 
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Fig.A.1 gives an overview of the architecture and the function units of the 
DS1104. The DS1104 controller board provides the following features: 
• Master Processor: PowerPC 603e microprocessor at 250MHz,16Kbyte L1 data 
cache, 16Kbyte L1 instruction cache; 
• Slave DSP subsystem: a Texas Instruments TMS320F240 DSP at 20MHz 
• 1 16bit A-D converter multiplexed to four channel, 4 parallel 12bit A-D 
converters 
Appendix A 
DS1104 Controller Board 
 









• 8 parallel 16bit D-A channels 
• 20bit digital I/O 
• 4 64bit timer 
The powerful processors and rich I/O interfaces make the board ideally suited for 
developing controllers in various fields- in both industry and university. 
There are two methods to develop real-time control programs for DS1104. One is 
to use real-time interface (RTI) another one is to use manual code. By using RTI, the 
procedure to make program is changed to make simulation model in Simulink. The 
developing system can automatically convert the Simulink model into C language 
code then build it. This may be convenient for newbie of writing program.  
The method of manual code is actually standard C language programming.  To 
access the hardwards of DS1104, a function lib named RTLib is provided.   All the 
functions needed for real-time control for example, to set the period of a timer, are 
provided with detailed description. The manual code is recommended for efficient 
implementation. 
After the program is built and downloaded to DS1104, the real-time execution 
begins on DS1104. A software named ControlDesk installed in PC is used for 
monitoring and managing the operation of the DS1104. By using ControlDesk, it is 
convenient to access and display (in number or graph) all the variables in your 
program on-line. This function makes the on-line tuning of control parameters very 
convenient.  
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1. “DS1104 R&D Controller Board Features”, Augest 2003 
2. “Real-time Interface (RTI and RTI-MP) Implementation Guild”, Augest 2003 

















−= ×  
Where 1V  is the fundamental RMS value of the voltage v  while V  is the RMS value 
of the voltage v . 
In the research, following discrete THD is used to evaluate the performance of the 
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But the 1V  and V  are discrete RMS value achieved by following formulas:  














































, T  is the period of one 
fundamental cycle and sT  is the sampling period. 
Appendix B 









It may be noticed that the discrete THD value may be different with different 
sampling period even for a same waveform. It is found that the discrete THD value is 












Schematic Circuit Diagrams 
 
Fig. C.1 Schematic circuit diagram of voltage sensor 
 
Fig. C.2 Schematic circuit diagram of current sensor 












































































Photographs of Experimental Circuits 
 
Fig. E.1 Photo of the voltage sensor board  
 












Fig. E.3 Photo of the driver board  
 
 










Details of the Benchmark Cascade Control Methods 
 
For comparison purposes, experiments and simulations were also carried out with 
the cascade digital controller proposed in [5], which is a popular high-performance 
controller in industry. The structure of this benchmark controller is shown in Fig. 
3.19. The scheme consists of two control loops, with the control objective of inner 
loop being the inductor current, while that of the outer loop being the output voltage. 
A feedforward decoupling of output voltage is used for improving the performance 
of inner current loop. Besides, a feedfroward decoupling of load current is adopted 
for the outer voltage loop.  
The parameters vK  and cK  are designed to obtain deadbeat responses of voltage 
loop and current loop, respectively. From stability considerations, the sampling 
frequency of the inner loop is kept double that of the sampling frequency of the outer 
loop. The parameters of the gains for two control loops are based on following 
 
































According to the parameters of the inverter for experiments, 0.1526vK =  and 
3.9139cK =  were achieved.  
With the proposed control method, both output voltage and inductor current are 
controlled to achieve deadbeat response for fast dynamic performance. It must also 
be pointed out that the benchmark scheme requires sensing of three variables, output 










Derivation of Equation (4.10) 
The model of the inverter in iteration i is 
( ) ( ) ( ) ( )
ioV k P z u k di k= +                          (AG1) 
The direct ILC scheme is  
( ) ( ) ( )ref iu k V k u k= + ,                           (AG2) 
with learning law 
1 1( ) (1 ) ( ) ( ) ( )i i iu k u k z e kα γ− −= − + Φ                     (AG3) 
Assuming N is the number of samples in one iteration, according to (AG3),  
1
1









Φ= − +                           (AG4) 
Thus, 









−Φ Φ= =− + − +                    (AG5) 
By substituting (AG5) into (AG2) 









−Φ= + − + (AG6) 
By substituting (AG6) into (AG1), the output voltage is 









−Φ= + +− +              (AG7) 
By substituting 1( ) ( )
N
i iz e k e k− =  in to (AG7), 

















According to (AG8), the tracking error in iteration i is 
( ) ( ) ( )





e k V k V k





Φ= − − −− +
              (AG9) 
Equation (AG9) can be changed to 
( ) ( )(1 ) ( ) ( )(1 ( )) ( )
1 i refN




Φ+ = − −− +                (AG10) 
Thus, 
(1 ( ))( 1 ) 1( ) ( ) ( )
1 ( ) ( ) 1 ( ) ( )
N N
i refN N
P z z ze k V k di k
z z P z z z P z
α α
α γ α γ
− − + − −= +− + + Φ − + + Φ     (AG11) 
In steady state, we have 
( ) ( )N ref refz V k V k=  and ( ) ( )Nz di k di k= . 
By replacing Nz  with 1 in (AG11), 
(1 ( ))( ) ( ) ( )
( ) ( ) ( ) ( )ref
P ze k V k di k
z P z z P z
α α
α γ α γ
− −= ++ Φ + Φ              (AG12) 
By substituting j Tsz e ω= , the magnitude of the tracking error is 
(1 ( ))( ) ( ) ( )
( ) ( ) ( ) ( )
s
ref
s s s s
k k
P j Te k di V
j T P j T j T P j T
α ωα
α γ ω ω α γ ω ω










Derivation of Equation (4.15) 
With Assumption F2 in Section 4.2, the initial state of the inverter is considered to 
be the same at the start of each iteration.  Therefore, this initial state need not be 
considered in the model. With (4.6), the output voltage at iteration i is 
( ) ( ) ( ) ( ) ( )o i i i iiV k P z u k di k dm k= + +                      (AH1) 
where the ( )idi k  is the disturbance of the plant at iteration i and ( )idm k  is the 
measurement noise at iteration i. Because the disturbance of the plant is periodical, 
1( ) ( ) ( )i idi k di k di k−= = . Due to Assumption F3, ( ) ( )iP z P z=  and due to 
Assumption F4, ( ) 0idm k = . Therefore, the output voltage at iteration i is 
 ( ) ( ) ( ) ( )o iiV k P z u k di k= +                          (AH2) 
With Fig. 4.3 and Assumption F1 1( ) ( ) ( )ref ref refi iV k V k V k−= = , the input voltage of 
the inverter at iteration i is 
( ) ( ) ( ) ( ) ( ) ( ) ( )i PD ref ILC PD ref ILCi i i i iu k u k V k u k u k V k u k= + + = + + ,        (AH3) 
where  ( ) ( ) ( )PD PD iiu k G z e k= ,                       (AH4) 
and ( )ILCiu k  is the output from ILC at iteration i.    
By substituting (AH3) and (AH4) into (AH2), the tracking error of iteration i can be 
presented as 
( ) ( ) ( )
( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )
i ref oi
ref ref PD i ILCi
e k V k V k
V k di k P z V k P z G z e k P z u k
= −
= − − − − .      (AH5) 









1 1 1( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )i ref ref PD i ILCie k V k di k P z V k P z G z e k P z u k− − −= − − − −  (AH6) 





( ) ( )1 ( ) ( ) ( ) ( )( ) ( )
1 ( ) ( ) 1 ( ) ( )
( ) ( )( )(1 ( ) ) ( )








P z u zz P z G z P ze z e zG z P z G z P z





− Φ += ++ +
= − Φ ++ +












Derivation of Equation (5.31) 
For each b-spline, there are only 2m  sampling points that keep ( ) 0i lµ ≠ . 
Therefore,  
/ 2
0 0( ) ( )
sT T m
i il ll lµ µ= ==∑ ∑ .                           (AI1) 
Because the b-spline is symmetric, it can be changed to 
2 1
0 02 ( )( ) ( ) i
m m
i il l ml l µµ µ−= == +∑ ∑  .                       (AI2) 




lµ =  .                               (AI3) 
Therefore,  
/ 1
0 02 ( )
0 1 2 0 1 2 1) ( )










i il l m
m m
m m m m m m m m





l l µµ µ−= = +
−= + + + + + + + + +





.                 (AI4) 
